- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9257 > DS1013G-15 (Maxim Integrated Products)IC DELAY LINE 15NS 14-DIPGW PDF資料下載
參數(shù)資料
| 型號： | DS1013G-15 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 5/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 15NS 14-DIPGW |
| 標準包裝： | 1 |
| 功能： | 多個，不可編程 |
| 延遲到第一抽頭： | 15ns |
| 可用的總延遲： | 15ns |
| 獨立延遲數(shù)： | 3 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 14-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 14-PDIP |
| 包裝： | 管件 |
DS1013
5 of 6
NOTES:
1. All voltages are referenced to ground.
2. Measured with outputs open.
3. VCC = 5V @ 25°C. Delays accurate on both rising and falling edges within ±2 ns for -10 to -60, ±3%
for -70 to 100 and ±5% for -150 and longer delays.
4. See “Test Conditions” section.
5. The combination of temperature variations from 25°C to 0°C or 25°C to 70°C and voltage variations
from 5.0V to 4.75V or 5.0V to 5.25V may produce an additional delay shift of ±1.5 ns or ±3%,
whichever is greater.
6. All output delays tend to vary unidirectionally over temperature or voltage ranges (i.e., if OUT 1
slows down, all other outputs also slow down).
7. Period specifications may be exceeded; however, accuracy will be application-sensitive (decoupling,
layout, etc.).
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT5116ZI-T3 | IC POT DPP 100TAP LOG U/D 8MSOP |
| VI-26B-MY-F4 | CONVERTER MOD DC/DC 95V 50W |
| VI-26B-MY-F3 | CONVERTER MOD DC/DC 95V 50W |
| DS1010S-60 | IC DELAY LINE 10TAP 16-SOIC |
| VI-26B-MY-F2 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1013G-150 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
| DS1013G-20 | 功能描述:IC DELAY LINE 20NS 14-DIPGW RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| DS1013G200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| DS1013G-25 | 功能描述:IC DELAY LINE 25NS 14-DIPGW RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 延遲線 系列:- 標準包裝:2,500 系列:- 標片/步級數(shù):- 功能:多個，不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| DS1013G-30 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。