- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378577 > DM9101E (Electronic Theatre Controls, Inc.) 10/100Mbps Ethernet Physical Layer Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9101E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10/100Mbps Ethernet Physical Layer Single Chip Transceiver |
| 中文描述： | 10/100Mbps以太網(wǎng)物理層收發(fā)器單芯片 |
| 文件頁數(shù)： | 1/43頁 |
| 文件大小： | 275K |
| 代理商： | DM9101E |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DM9101
10/100Mbps Ethernet Physical Layer Single Chip Transceiver
Final
Version: DM9101-DS-F03
July 22, 1999
1
General Description
The DM9101 is a physical-layer, single-chip, low-power
transceiver for 100Base-TX, and 10Base-T operations. On
the media side, it provides a direct interface either to
Unshielded Twisted Pair Category 5 Cable (UTP5) for
100Base-TX Fast Ethernet, or UTP5/UTP3 Cable for
10Base-T Ethernet. Through the IEEE 802.3u Media
Independent Interface (MII), the DM9101 connects to the
Medium Access Control (MAC) layer, ensuring a high inter-
operability among products from different vendors.
The DM9101 uses a low-power and high-performance
CMOS process. It contains the entire physical layer
functions of 100Base-TX as defined by IEEE 802.3u,
including the Physical Coding
Sublayer (PCS), Physical Medium Attachment (PMA),
100Base-TX Twisted Pair Physical Medium Dependent
Sublayer (TP-PMD), and a 10Base-T Encoder/Decoder
(ENC/DEC). The DM9101 provides strong support for the
Auto-negotiation function utilizing automatic media speed
and protocol selection. The DM9101 incorporates an
internal wave-shaping filter to control rise/fall time,
eliminating the need for external filtering on the 10/100Mbps
signals.
Patent-Pending Circuitry Includes:
Smart adaptive receiver equalizer
Digital algorithm for high frequency clock/data recovery
circuit
High speed wave-shaping circuit
Block Diagram
MII
Signals
MII
Interface/
Control
4B/5B
Encoder
4B/5B
Decoder
Register
Code-
group
Alignment
Descrambler
Serial to
Parallel
NRZI
to
NRZ
RX
CRM
MLT-3 to
NRZI
Adaptive
EQ
Digital
Logic
Scrambler
Parallel
to Serial
NRZ
to
NRZI
NRZI to
MLT-3
MLT-3
Driver
Rise/Fall
Time
CTL
TX CGM
LED
Driver
Collision
Detection
Carrier
Sense
Auto-
Negotiation
10BASE-T
Module
RX
TX
125M CLK
25M CLK
LED1-4#
25M OSCI
RXI+/-
RXI+/-
10TXD+/-
100TXD+/-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9101F | 10/100Mbps Ethernet Physical Layer Single Chip Transceiver |
| DM93S41 | 4-Bit Arithmetic Logic Unit |
| DM93S41N | 4-Bit Arithmetic Logic Unit |
| DM96LS02 | Dual Retriggerable Resettable Monostable Multivibrator |
| DM96LS02M | Dual Retriggerable Resettable Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9101F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100Mbps Ethernet Physical Layer Single Chip Transceiver |
| DM9102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
| DM9102AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Fast Ethernet NIC controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。