參數(shù)資料
型號： DM74LS670N
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 3-STATE 4-by-4 Register File
中文描述： 4 X 4 STANDARD SRAM, 55 ns, PDIP16
封裝： 0.300 INCH, PLASTIC, MS-001, DIP-16
文件頁數(shù)： 4/6頁
文件大?。?/td> 65K
代理商： DM74LS670N
www.fairchildsemi.com
4
D
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Note 8:
All typicals are at V
CC
=
5V, T
A
=
25
°
C.
Note 9:
Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 10:
I
CC
is measured with 4.5V applied to all DATA inputs and both ENABLE inputs, all ADDRESS inputs are grounded and all outputs are OPEN.
Switching Characteristics
at V
CC
=
5V and T
A
=
25
°
C
Note 11:
C
L
=
5 pF.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 8)
V
I
V
OH
Input Clamp Voltage
HIGH Level
Output Voltage
V
CC
=
Min, I
I
=
18 mA
V
CC
=
Min, I
OH
=
Max
V
IL
=
Max, V
IH
=
Min
V
CC
=
Min, I
OL
=
Max
I
OL
=
Max, V
IH
=
Min
V
CC
=
Max
V
I
=
7V
1.5
V
2.4
3.4
V
V
OL
LOW Level
Output Voltage
Input Current @ Max
0.34
0.5
V
I
I
D, R or W
0.1
Input Voltage
G
W
G
R
D, R or W
0.2
0.3
20
mA
I
IH
HIGH Level
V
CC
=
Max
V
I
=
2.7V
Input Current
G
W
G
R
D, R or W
40
60
0.4
0.8
1.2
μ
A
I
IL
LOW Level
V
CC
=
Max
V
I
=
0.4V
Input Current
G
W
G
R
mA
I
OZH
Off-State Output Current with
HIGH Level Output Voltage Applied V
IH
=
Min, V
IL
=
Max
Off-State Output Current with
LOW Level Output Voltage Applied V
IH
=
Min, V
IL
=
Max
Short Circuit Output Current
Supply Current
V
CC
=
Max, V
O
=
2.7V
20
μ
A
I
OZL
V
CC
=
Max, V
O
=
0.4V
20
μ
A
I
OS
I
CC
V
CC
=
Max (Note 9)
V
CC
=
Max (Note 10)
20
100
50
mA
mA
30
R
L
=
667
Symbol
Parameter
From (Input)
C
L
=
45 pF
Min
C
L
=
150 pF
Min
Units
To (Output)
Max
Max
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Read Select to Q
40
50
ns
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Propagation Delay Time
Read Select to Q
45
55
ns
t
PLH
Write Enable to Q
45
55
ns
LOW-to-HIGH Level Output
Propagation Delay Time
HIGH-to-LOW Level Output
t
PHL
Write Enable to Q
50
60
ns
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Propagation Delay Time
Data to Q
45
55
ns
t
PHL
Data to Q
40
50
ns
HIGH-to-LOW Level Output
Output Enable Time
to HIGH Level Output
t
PZH
Read Enable to Any Q
35
45
ns
t
PZL
Output Enable Time
to LOW Level Output
Output Disable Time from
Read Enable to Any Q
40
50
ns
t
PHZ
Read Enable to Any Q
50
ns
HIGH Level Output (Note 11)
Output Disable Time from
LOW Level Output (Note 11)
t
PLZ
Read Enable to Any Q
35
ns
相關(guān)PDF資料
PDF描述
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs(帶清零和互補(bǔ)輸出的雙負(fù)邊緣觸發(fā)的主-從J-K觸發(fā)器)
DM74LS73AM Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM74LS73AN Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM74LS73AMX J-K-Type Flip-Flop
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs(帶清零和互補(bǔ)輸出的雙負(fù)邊緣觸發(fā)的主-從J-K觸發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM74LS73A WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
DM74LS73AM 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
DM74LS73AN 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
DM74LS74 WAF 制造商:Texas Instruments 功能描述:
DM74LS74A WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*