- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1912 > DLP-FPGA (DLP Design Inc)MODULE USB-TO-FPGA TRAINING TOOL PDF資料下載
參數(shù)資料
| 型號： | DLP-FPGA |
| 廠商： | DLP Design Inc |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | MODULE USB-TO-FPGA TRAINING TOOL |
| 產(chǎn)品目錄繪圖： | DLP-FPGA |
| 標準包裝： | 1 |
| 系列： | FPGA |
| 模塊/板類型： | FPGA 模塊 |
| 適用于相關產(chǎn)品： | USB |
| 其它名稱： | 813-1008 |
Rev. 1.4 (November 2010)
4
DLP Design, Inc.
5.0 JTAG INTERFACE
The easiest way to load an FPGA configuration (bit file) to the FPGA is to run the BitLoadApp
software, then select and program a file from the local hard drive directly to the SPI flash. Once
written to the SPI flash, the configuration will load to the FPGA and execute. Alternatively, a
traditional JTAG header location is provided on the DLP-FPGA giving the user access to the pins on
the FPGA required by the development tools. (Refer to the schematic at the end of this datasheet for
details.)
6.0 EEPROM SETUP / MPROG
The DLP-FPGA has a dual-channel USB interface to the host PC. Channel A is used exclusively to
load an FPGA configuration (bit file) to the SPI flash. This configuration data is automatically
transferred to the FPGA when power is applied to the module. Channel B is used for communication
between the FPGA and host PC at run time. A 93C56B EEPROM connected to the USB interface IC
is used to store the setup for the two channels. The parameters stored in the EEPROM include the
Vendor ID (VID), Product ID (PID), Serial Number, Description String, driver selection (VCP or D2XX)
and port type (UART serial or FIFO parallel).
As mentioned above, Channel A is used exclusively for loading the FPGA’s configuration to the SPI
flash, and Channel B is used for communication between the host PC and the DLP-FPGA. As such,
the D2XX drivers and FIFO mode must be selected in the EEPROM for Channel A. Channel B must
use the FIFO mode, but can use either the VCP or D2XX drivers. The VCP drivers make the DLP-
FPGA appear as an RS232 port to the host app. The D2XX drivers provide faster throughput, but
require working with a .lib or .dll library in the host app.
The operational modes and other EEPROM selections are written to the EEPROM using the MPROG
utility. This utility and its manual are available for download from the bottom of the page at
www.dlpdesign.com.
7.0 TEST BIT FILE
A test file is provided as a download from the DLP Design website that provides rudimentary access
to the I/O features of the DLP-FPGA.
The following features are provided:
Ping
Read the High/Low State of the Input-Only Pins
Drive I/O Pins High/Low or Read their High/Low State
Simple Loopback on Channel B
Simple Read/Write of Each Address in the SRAM
This bit file is available from the DLP-FPGA’s download page.
相關PDF資料 |
PDF描述 |
|---|---|
| DLP-HS-FPGA3 | MODULE USB-TO-FPGA SPARTAN 3A |
| DP83848CVVX/NOPB | TXRX ETHERNET PHYTER 48LQFP |
| DP83848HSQ/NOPB | IC TXRX ETHERNET PHYTER 40-LLP |
| DP83848YB/NOPB | IC TXRX ETHERNET PHYTERA 48-LQFP |
| DRM4000-N00-232 | DRM 4000 MODULE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DLP-FPGA-M | 功能描述:可編程邏輯 IC 開發(fā)工具 USB-FPGA MODULE W/ 208PG MANUAL RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: |
| DLPG12000 | 制造商:Dialight 功能描述: |
| DLP-H08-ASYNM-CX | 功能描述:開發(fā)軟件 ASYNC SERIAL COMM RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DLP-H12-EBYTE-CX | 功能描述:開發(fā)軟件 EXT BYTE I/O W RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DLP-H12-PWMMC-CX | 制造商:Freescale Semiconductor 功能描述:PWM FOR MOTOR Ctrl |
發(fā)布緊急采購，3分鐘左右您將得到回復。