- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376597 > DDC112UK Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | DDC112UK |
| 英文描述： | Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 雙路電流輸入20位模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 13/24頁(yè) |
| 文件大?。?/td> | 210K |
| 代理商： | DDC112UK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
DDC112
13
The time needed for the m/r/az cycle, t
6
, is the same time that
determines the boundary between the cont and ncont modes
described earlier in the Overview section. DVALID goes
LOW after CONV toggles in time t
1
, indicating that data is
ready to be retrieved. As shown in Figure 10, there are two
values for t
7
, depending on T
INT
. The reason for this will be
discussed in the Special Considerations section.
Figure 11 shows the result of inverting the logic level of
CONV. The only difference is in the first three states.
Afterwards, the states toggle between 4 and 5 just as in the
previous example. Figure 12 shows the timing diagram of
the internal operations occurring during continuous mode
operation.
FIGURE 11. Continuous Mode Timing (CONV LOW at power-up).
5
6
7
8
4
5
Integrate A
Integrate B
Integrate B
Integrate A
m/r/az B
t
6
m/r/az A
m/r/az B
CONV
State
Integration
Status
m/r/az
Status
mbsy
DVALID
t
7
t = 0
Power-Up
Side B
Data
Side A
Data
Side B
Data
FIGURE 12. Timing Diagram of the Internal Operation in Continuous Mode of the DDC112.
t
12
t
12
t
14
t
13
T
INT
T
INT
End Integration Side A
Start Integration Side B
Side A
Side A
Data Ready
Side B
Data Ready
Side B
Side A
Side B
Side A
End Integration Side B
Start Integration Side A
End Integration Side A
Start Integration Side B
CONV
DVALID
A/D Conversion
Input 1 (Internal)
A/D Conversion
Input 2 (Internal)
CLK = 10MHz
CLK = 15MHz
SYMBOL
DESCRIPTION
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
T
INT
t
12
t
13
t
14
Integration Period (continuous mode)
A/D Conversion Time (internally controlled)
A/D Conversion Reset Time (internally controlled)
Integrator and A/D Conversion Reset Time
(internally controlled)
500
1,000,000
333
1,000,000
μ
s
μ
s
μ
s
μ
s
202.2
13.2
61.8
134.66
8.8
41.2
TABLE VI. Timing for the Internal Operation in the Continuous Mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDC118 | Octal Current Input 20-Bit Analog-To-Digital Converter |
| DDC118IRTCR | Octal Current Input 20-Bit Analog-To-Digital Converter |
| DDC118IRTCT | Octal Current Input 20-Bit Analog-To-Digital Converter |
| DDG-GJS-K1 | LED GaP |
| DDR-GJS-J2L1-1-I1 | LED GaP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDC112UK | 制造商:Texas Instruments 功能描述:DUAL CURRENT INPUT 20 BIT ANALOG/DIGITAL |
| DDC112UK | 制造商:Texas Instruments 功能描述:20BIT ADC DUAL SMD SOIC28 112 |
| DDC112UK/1K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual Current Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC112UK/1KG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual Current Input 20-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC112UKG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual Current Input 20B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。