參數(shù)資料
型號： DAC1008D750HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
封裝： DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,;DAC1008D750HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁數(shù)： 64/99頁
文件大?。?/td> 547K
代理商： DAC1008D750HN
DAC1008D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 5 January 2011
64 of 99
NXP Semiconductors
DAC1008D750
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
Table 91.
Default settings are shown highlighted.
Bit
Symbol
7 to 5
SEL_RE_INIT[2:0]
SYNCOUT_MODE register (address 0Ch) bit description
Access
R/W
Value
Description
reinitialization mode
i_re_init when 1 of the lane_rst's is active
i_re_init when rst_ln0 or rst_ln1 is active
i_re_init when rst_ln2 or rst_ln3 is active
i_re_init when rst_ln0 is active
i_re_init when rst_ln1 is active
i_re_init when rst_ln2 is active
i_re_init when rst_ln3 is active
i_re_init remains '0'
synchronization polarity
sync_out is active when LOW
sync_out is active when HIGH
synchronization mode
sync when one of the four lane_syncs is active
sync when all four lane_syncs are active
sync when sync_ln0 or sync_ln1 is active
sync when both sync_ln0 and sync_ln1 are active
sync when sync_ln2 or sync_ln3 is active
sync when both sync_ln2 and sync_ln3 are active
sync when sync_ln0 is active
sync when sync_ln1 is active
sync when sync_ln2 is active
sync when sync_ln3 is active
sync remains fixed '1'
sync remains fixed '0'
000
001
010
011
100
101
110
111
4
SYNC_POL
R/W
0
1
3 to 0
SEL_SYNC[3:0]
R/W
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
other
Table 92.
Bit
3
LANE_POLARITY register (address 0Dh) bit description
Symbol
POL_LN3
Access
R/W
Value
Description
lane 3 data polarity
no action
invert all data bits of lane 3
lane 2 data polarity
no action
invert all data bits of lane 2
lane 1 data polarity
no action
invert all data bits of lane 1
lane 0 data polarity
no action
invert all data bits of lane 0
0
1
2
POL_LN2
R/W
0
1
1
POL_LN1
R/W
0
1
0
POL_LN0
R/W
0
1
相關(guān)PDF資料
PDF描述
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DL-5538S-C550-SB 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1008D750HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 10BIT DAC 750MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008LCN 制造商:Texas Instruments 功能描述:
DAC1008LCN/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter
DAC100ACQ3 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*