- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170347 > CYD18S72AV-133BBI (CYPRESS SEMICONDUCTOR CORP) 256K X 72 DUAL-PORT SRAM, 5.5 ns, PBGA484 PDF資料下載
參數(shù)資料
| 型號： | CYD18S72AV-133BBI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 256K X 72 DUAL-PORT SRAM, 5.5 ns, PBGA484 |
| 封裝： | 23 X 23 MM, 1.60 MM HEIGHT, 1 MM PITCH, FBGA-484 |
| 文件頁數(shù)： | 1/25頁 |
| 文件大?。?/td> | 628K |
| 代理商： | CYD18S72AV-133BBI |
FLEx72 3.3V 64K/128K/256K x 72
Synchronous Dual-Port RAM
CYD04S72V
CYD09S72V
CYD18S72AV
Cypress Semiconductor Corporation
3901 North First Street
San Jose
, CA 95134
408-943-2600
Document #: 38-06069 Rev. *H
Revised May 6, 2005
Features
True dual-ported memory cells that allow simultaneous
access of the same memory location
Synchronous pipelined operation
Family of 4-Mbit, 9-Mbit and 18-Mbit devices
Pipelined output mode allows fast operation
0.18-micron CMOS for optimum speed and power
High-speed clock to data access
3.3V low power
— Active as low as 225 mA (typ)
— Standby as low as 55 mA (typ)
Mailbox function for message passing
Global master reset
Separate byte enables on both ports
Commercial and industrial temperature ranges
IEEE 1149.1-compatible JTAG boundary scan
484-ball FBGA (1-mm pitch)
Pb-Free packaging available.
Counter wrap around control
— Internal mask register controls counter wrap-around
— Counter-interrupt flags to indicate wrap-around
— Memory block retransmit operation
Counter readback on address lines
Mask register readback on address lines
Dual Chip Enables on both ports for easy depth
expansion
Seamless Migration to Next Generation Dual-Port
Family
Functional Description
The FLEx72
family includes 4-Mbit, 9-Mbit and 18-Mbit
pipelined, synchronous, true dual-port static RAMs that are
high-speed, low-power 3.3V CMOS. Two ports are provided,
permitting independent, simultaneous access to any location
in memory. The result of writing to the same location by more
than one port at the same time is undefined. Registers on
control, address, and data lines allow for minimal set-up and
hold time.
During a Read operation, data is registered for decreased
cycle time. Each port contains a burst counter on the input
address register. After externally loading the counter with the
initial address, the counter will increment the address inter-
nally (more details to follow). The internal write pulse width is
independent of the duration of the R/W input signal. The
internal write pulse is self-timed to allow the shortest possible
cycle times.
A HIGH on CE0 or LOW on CE1 for one clock cycle will power
down the internal circuitry to reduce the static power
consumption. One cycle with chip enables asserted is required
to reactivate the outputs.
Additional features include: readback of burst-counter internal
address value on address lines, counter-mask registers to
control the counter wrap-around, counter interrupt (CNTINT)
flags, readback of mask register value on address lines,
retransmit functionality, interrupt flags for message passing,
JTAG for boundary scan, and asynchronous Master Reset
(MRST).
The CYD18S72AV device have limited features. Please see
“Address Counter and Mask Register Operations[17]” on
page 7 for details.
Seamless Migration to Next-Generation Dual-Port Family
Cypress offers a migration path for all devices to the
next-generation devices in the Dual-Port family with a
compatible footprint. Please contact Cypress Sales for more
details.
Table 1. Product Selection Guide
Density
4-Mbit
(64K x 72)
9-Mbit
(128K x 72)
18-Mbit
(256K x 72)
Part Number
CYD04S72V
CYD09S72V
CYD18S72AV
Max. Speed (MHz)
167
133
Max. Access Time—Clock to Data (ns)
4.0
5.0
Typical operating current (mA)
225
270
410
Package
484-ball FBGA
23 mm x 23 mm
484-ball FBGA
23 mm x 23 mm
484-ball FBGA
23 mm x 23 mm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYDD18S72V18-167BGI | 256K X 72 DUAL-PORT SRAM, 9 ns, PBGA484 |
| CYW2330ZITR | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO20 |
| CYW311OXCT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| CZ23EH-FREQ-OUT23 | VCXO, CLOCK, 1.25 MHz - 65 MHz, CMOS/TTL OUTPUT |
| CZM4-2000 | VCO, 1950 MHz - 2800 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYD18S72V | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx72⑩ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD18S72V-100BBC | 功能描述:靜態(tài)隨機(jī)存取存儲器 18M (256Kx72) 3.3v 100MHz Synch 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYD18S72V-100BBI | 功能描述:靜態(tài)隨機(jī)存取存儲器 18M (256Kx72) 3.3v 100MHz Synch 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYD18S72V-100BBXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx72⑩ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
| CYD18S72V-100BBXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FLEx72⑩ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。