參數(shù)資料
型號： CY7C372i
廠商： Cypress Semiconductor Corp.
英文描述： UltraLogic 64-Macrocell Flash CPLD(超邏輯的64 宏單元 閃速 CPLD)
中文描述： UltraLogic 64宏單元CPLD的閃光（超邏輯的64個宏單元閃速的CPLD）
文件頁數(shù)： 1/11頁
文件大小： 158K
代理商： CY7C372I
UltraLogic 64-Macrocell Flash CPLD
CY7C372i
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
August 18, 1998
Features
64 macrocells in four logic blocks
32 I/O pins
5 dedicated inputs including 2 clock pins
In-System Reprogrammable (ISR) Flash technology
—JTAG interface
Bus Hold capabilities on all I/Os and dedicated inputs
No hidden delays
High speed
—f
MAX
= 125 MHz
—t
PD
= 10 ns
—t
S
= 5.5 ns
—t
CO
= 6.5 ns
Fully PCI compliant
3.3V or 5.0V I/O operation
Available in 44-pin PLCC, TQFP, and CLCC packages
Pin compatible with the CY7C371i
Functional Description
The CY7C372i is an In-System Reprogrammable Complex
Programmable Logic Device (CPLD) and is part of the
F
LASH
370i family of high-density, high-speed CPLDs. Like
all members of the F
LASH
370i family, the CY7C372i is de-
signed to bring the ease of use and high performance of the
22V10, as well as PCI Local Bus Specification support, to
high-density CPLDs.
Like all of the UltraLogic F
LASH
370i devices, the CY7C372i
is electrically erasable and In-System Reprogrammable (ISR),
which simplifies both design and manufacturing flows, thereby
reducing costs. The Cypress ISR function is implemented
through a JTAG serial interface. Data is shifted in and out
through the SDI and SDO pins. The ISR interface is enabled
using the programming voltage pin (ISR
EN
). Additionally, be-
cause of the superior routability of the F
LASH
370i devices, ISR
often allows users to change existing logic designs while si-
multaneously fixing pinout assignments.
The 64 macrocells in the CY7C372i are divided between four
logic blocks. Each logic block includes 16 macrocells, a
72 x 86 product term array, and an intelligent product term al-
locator.
The logic blocks in the F
LASH
370i architecture are connected
with an extremely fast and predictable routing resource—the
Programmable Interconnect Matrix (PIM). The PIM brings flex-
ibility, routability, speed, and a uniform delay to the intercon-
nect.
Logic Block Diagram
7c372i–1
PIM
INPUT
MACROCELLS
CLOCK
INPUTS
INPUTS
LOGIC
BLOCK
B
LOGIC
BLOCK
C
2
2
36
16
16
36
8 I/Os
8 I/Os
16
16
LOGIC
BLOCK
D
36
16
16
36
8 I/Os
8 I/Os
2
3
INPUT/CLOCK
MACROCELLS
I/O
0
-I/O
7
LOGIC
BLOCK
A
I/O
8
-I/O
15
I/O
16
-I/O
23
I/O
24
-I/O
31
Selection Guide
7C372i-125
7C372i-100
7C372i-83
7C372iL-83
7C372i-66
7C372iL-66
Maximum Propagation Delay
[1]
, t
PD
(ns)
Minimum Set-up, t
S
(ns)
Maximum Clock to Output
[1]
, t
CO
(ns)
Typical Supply Current, I
CC
(mA)
Note:
1.
The 3.3V I/O mode timing adder, t
3.3IO
, must be added to this specification when V
CCIO
= 3.3V.
10
12
15
15
20
20
5.5
6.0
8
8
10
10
6.5
6.5
8
8
10
10
75
75
75
45
75
45
相關(guān)PDF資料
PDF描述
CY7C372 UltraLogic 64-Macrocell Flash CPLD(超邏輯的64-宏單元閃速CPLD)
CY7C373i UltraLogic 64-Macrocell Flash CPLD(超邏輯的64 宏單元閃速 CPLD)
CY7C374I-66JC UltraLogic 128-Macrocell Flash CPLD
CY7C374I-83YMB UltraLogic 128-Macrocell Flash CPLD
CY7C374I-100AC UltraLogic 128-Macrocell Flash CPLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C372I-100JC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells CMOS Technology 5V 44-Pin PLCC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells 5V 44-Pin PLCC
CY7C372I-125JC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells CMOS Technology 5V 44-Pin PLCC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells 5V 44-Pin PLCC
CY7C372I-66JC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells CMOS Technology 5V 44-Pin PLCC
CY7C372I-66JI 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells CMOS Technology 5V 44-Pin PLCC 制造商:QP Semiconductor 功能描述:CYP 7C372D DIE IT-PLCC 制造商:MAJOR 功能描述:
CY7C372I-66YMB 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells CMOS Technology 5V 44-Pin CLCC 制造商:Cypress Semiconductor 功能描述:CPLD FLASH370i Family 1.6K Gates 64 Macro Cells 5V 44-Pin CLCC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*