- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380189 > CY7C1345G-117AXC (Cypress Semiconductor Corp.) 4-Mbit (128K x 36) Flow-Through Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1345G-117AXC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
| 中文描述： | 4兆位（128K的× 36）流量通過同步SRAM的 |
| 文件頁數(shù)： | 1/17頁 |
| 文件大?。?/td> | 331K |
| 代理商： | CY7C1345G-117AXC |
PRELIMINARY
4-Mbit (128K x 36) Flow-Through Sync SRAM
CY7C1345G
Cypress Semiconductor Corporation
Document #: 38-05517 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 21, 2004
Features
128K X 36 common I/O
3.3V –5% and +10% core power supply (V
DD
)
2.5V or 3.3V I/O supply (V
DDQ
)
Fast clock-to-output times
— 6.5 ns (133-MHz version)
— 7.5 ns (117-MHz version)
— 8.0 ns (100-MHz version)
Provide high-performance 2-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed write
Asynchronous output enable
Lead-Free 100-pin TQFP and 119-ball BGA packages
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1345G is a 131,072 x 36 synchronous cache RAM
designed to interface with high-speed microprocessors with
minimum glue logic. Maximum access delay from clock rise is
6.5 ns (133-MHz version). A 2-bit on-chip counter captures the
first address in a burst and increments the address automati-
cally for the rest of the burst access. All synchronous inputs
are gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
), depth-expansion Chip Enables (CE
2
and
CE
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables (BW
x
,
and BWE), and Global Write (GW). Asynchronous inputs
include the Output Enable (OE) and the ZZ pin.
The CY7C1345G allows either interleaved or linear burst
sequences, selected by the MODE input pin. A HIGH selects
an interleaved burst sequence, while a LOW selects a linear
burst sequence. Burst accesses can be initiated with the
Processor Address Strobe (ADSP) or the cache Controller
Address Strobe (ADSC) inputs.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
The CY7C1345G operates from a +3.3V core power supply
while all outputs may operate with either a +2.5 or +3.3V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Note:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
ADDRESS
REGISTER
BURST
COUNTER
AND LOGIC
CLR
Q1
Q0
ENABLE
REGISTER
SENSE
AMPS
OUTPUT
BUFFERS
INPUT
REGISTERS
MEMORY
ARRAY
MODE
A
[1:0]
ZZ
DQs
DQP
A
DQP
B
DQP
C
DQP
D
A0, A1, A
ADV
CLK
ADSP
ADSC
BW
D
BW
C
BW
B
BW
A
BWE
CE1
CE2
CE3
OE
GW
SLEEP
CONTROL
DQ
A
,
DQP
A
BYTE
WRITE REGISTER
DQ
B
,
DQP
B
BYTE
WRITE REGISTER
DQ
C
,
DQP
C
BYTE
WRITE REGISTER
BYTE
WRITE REGISTER
DQ
D
,
DQP
D
DQ
D
,
DQP
D
BYTE
WRITE REGISTER
DQ
C
,
DQP
C
BYTE
WRITE REGISTER
DQ
B
,
DQP
B
BYTE
WRITE REGISTER
DQ
A
,
DQP
A
BYTE
WRITE REGISTER
Logic Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1345G-117AXI | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
| CY7C1345G-117BGC | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
| CY7C1345G-117BGI | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
| CY7C1345G-117BGXC | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
| CY7C1345G-117BGXI | 4-Mbit (128K x 36) Flow-Through Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1345G-117AXCT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 128Kx36 3.3V COM Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1345G-133AXC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C1345S-100AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 CY7C1345S-100AXC RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1345S-100AXCKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1345S-100AXCT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 CY7C1345S-100AXCT RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。