- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295376 > CY7C09569V-100AC SYNC SRAM|16KX36|CMOS|QFP|144PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | CY7C09569V-100AC |
| 英文描述： | SYNC SRAM|16KX36|CMOS|QFP|144PIN|PLASTIC |
| 中文描述： | 同步靜態(tài)存儲器| 16KX36 |的CMOS | QFP封裝| 144Pin支持|塑料 |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 301K |
| 代理商： | CY7C09569V-100AC |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 8 of 20
Data Retention Mode
The CY7C0138AV/144AV/006AV/007AV and CY7C139AV/
145AV/016AV/017AV are designed with battery backup in
mind. Data retention voltage and supply current are guaran-
teed over temperature. The following rules ensure data reten-
tion:
1. Chip enable (CE) must be held HIGH during data retention, with-
in VCC to VCC – 0.2V.
2. CE must be kept between VCC – 0.2V and 70% of VCC
during the power-up and power-down transitions.
3. The RAM can begin operation >tRC after VCC reaches the
minimum operating voltage (3.0 volts).
Notes:
22. tBDD is a calculated parameter and is the greater of tWDD–tPWE (actual) or tDDD–tSD (actual).
23. CE = VCC, Vin = GND to VCC, TA = 25°C. This parameter is guaranteed but not tested.
tWB
R/W HIGH after BUSY (Slave)
0
ns
tWH
R/W HIGH after BUSY HIGH (Slave)
15
17
ns
tBDD
[22]
BUSY HIGH to Data Valid
20
25
ns
INTERRUPT TIMING[21]
tINS
INT Set Time
20
ns
tINR
INT Reset Time
20
ns
SEMAPHORE TIMING
tSOP
SEM Flag Update Pulse (OE or SEM)
10
12
ns
tSWRD
SEM Flag Write to Read Time
5
ns
tSPS
SEM Flag Contention Window
5
ns
tSAA
SEM Address Access Time
20
25
ns
Switching Characteristics Over the Operating Range[15] (continued)
Parameter
Description
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Unit
-20
-25
Min.
Max.
Min.
Max.
Timing
Parameter
Test Conditions[23]
Max.
Unit
ICCDR1
@ VCCDR = 2V
50
A
Data Retention Mode
3.0V
VCC > 2.0V
VCC to VCC – 0.2V
VCC
CE
tRC
V
IH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1413BV18-250BZXI | 2M X 18 QDR SRAM, 0.45 ns, PBGA165 |
| CY7C145-35JCR | 8K X 9 DUAL-PORT SRAM, 35 ns, PQCC68 |
| CY7C1472BV25-250BZXI | 4M X 18 ZBT SRAM, 3 ns, PBGA165 |
| CY7C164-15PC | 16K x 4 Static RAM |
| CY7C164-25PC | 16K x 4 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09569V-100AXC | 功能描述:靜態(tài)隨機存取存儲器 512K (16Kx36) 3.3v 100MHz Synch 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09569V-100BBC | 功能描述:靜態(tài)隨機存取存儲器 512K (16Kx36) 3.3v 100MHz Synch 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09569V-67AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 576K-Bit 16K x 36 20ns/8ns 144-Pin TQFP |
| CY7C09569V83AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C09569V-83AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 576K-Bit 16K x 36 18ns/6ns 144-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。