- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380176 > CY7C09449PV-AC (CYPRESS SEMICONDUCTOR CORP) 128 Kb Dual-Port SRAM with PCI Bus Controller (PCI-DP) PDF資料下載
參數(shù)資料
| 型號： | CY7C09449PV-AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 128 Kb Dual-Port SRAM with PCI Bus Controller (PCI-DP) |
| 中文描述： | 4K X 32 DUAL-PORT SRAM, 10 ns, PQFP160 |
| 封裝： | 24 X 24 MM, 1.40 MM HEIGHT, PLASTIC, MO-136BV, TQFP-160 |
| 文件頁數(shù)： | 1/50頁 |
| 文件大小： | 942K |
| 代理商： | CY7C09449PV-AC |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
128 Kb Dual-Port SRAM with PCI Bus
Controller (PCI-DP)
A primary resource within the CY7C09449PV is its 128 Kb of
dual-port memory. This memory is interfaced to both the PCI
bus and to a local microprocessor bus. This shared memory
can be accessed as a target from both buses at the same time
for inter-process communication. From either the local or PCI
bus the CY7C09449PV can be directed to become a PCI bus
master to move data into or out of the internal shared memory
as a direct memory access (DMA). The CY7C09449PV can
DMA across the PCI bus any number of 32-bit double words
(DWORD), up to 16K bytes. It uses the full bursting capabilities
of the PCI bus for maximum efficiency and can transfer data
over the full 32-bit PCI address space.
The CY7C09449PV implements optional requirements of the
PCI specification by selecting the optimum PCI command for
each transaction it masters to the PCI bus. This maximizes
overall efficiency of the system platform. PCI bridging func-
tions (PCI-to-PCI and Host-to-PCI bridges) use the commands
to enhance prefetch and cache coherency operations. The
CY7C09449PV requests and gains access to the PCI bus as
any master. It does not, within itself, include a PCI bus arbitra-
tion function. Standard PC PCI buses include this function;
embedded systems may need to implement this function.
The CY7C09449PV provides a direct access mechanism from
the local bus to the PCI bus. With it, the local processor can
direct the CY7C09449PV to run a PCI bus master cycle of any
kind to any address. This means that the CY7C09449PV can
run PCI configuration cycles allowing it to be used as a host
bridge.
CY7C09449PV-AC
Cypress Semiconductor Corporation
Document #: 38-06061 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 27, 2002
408-943-2600
09449PV
Features
128 Kb of dual-ported shared memory
Master and Target PCI Specification 2.2 compliant in-
terface
Embedded host bridge capability
Direct interface to many microprocessors
I
O message transport unit; includes four 32-bit, 32-
entry FIFO
Local bus clock rates up to 50 MHz
Single 3.3V Power Supply including compatibility with
3V and 5V PCI Bus signaling
160-pin thin plastic quad flat package
Introduction
The CY7C09449PV is one of the PCI interface controllers in
the
Cypress
Semiconductor
CY7C09449PV provides a PCI master/target interface with di-
rect connections to many popular microprocessors. It provides
128 Kb of dual-port SRAM that is used as shared memory
between the local microprocessor and the PCI bus. An I
2
O
message unit, complete with message queues and interrupt
capability, is also provided. The CY7C09449PV allows the de-
signer to interface an application to the PCI bus in a straight-
forward, inexpensive way.
PCI-DP
family.
The
Functional Overview
The CY7C09449PV is composed of a number of shared re-
sources that allow effective data movement between the local
bus and the PCI bus.
Table of Contents
Features
Introduction
Functional Overview
Pin Configuration
Pin Description
PCI Bus
Local Bus
Timing Diagrams
I
2
C Serial Port and Auto-Configuration
Operations Registers
Performance Characteristics
CY7C09449PV Operations
Ordering Information
Package Diagram
1
1
1
4
5
9
12
16
27
29
41
46
48
48
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C09449PV | 128 Kb Dual-Port SRAM with PCI Bus Controller (PCI-DP)(帶PCI總線控制器(PCI-DP)的128 Kb雙端口SRAM) |
| CY7C1006B | 256K x 4 Static RAM |
| CY7C1006B-12VC | 256K x 4 Static RAM |
| CY7C1006B-15VC | TV 41C 41#20 PIN RECP |
| CY7C1006B-15VI | 256K x 4 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09569V-100AC | 功能描述:IC SRAM 576KBIT 100MHZ 144LQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR) |
| CY7C09569V-100AXC | 功能描述:靜態(tài)隨機(jī)存取存儲器 512K (16Kx36) 3.3v 100MHz Synch 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09569V-100BBC | 功能描述:靜態(tài)隨機(jī)存取存儲器 512K (16Kx36) 3.3v 100MHz Synch 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09569V-67AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 576K-Bit 16K x 36 20ns/8ns 144-Pin TQFP |
| CY7C09569V83AC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。