參數(shù)資料
型號(hào)： CY62146CV30LL-70BVI
廠(chǎng)商： CYPRESS SEMICONDUCTOR CORP
元件分類(lèi)： DRAM
英文描述： 256K x 16 Static RAM
中文描述： 256K X 16 STANDARD SRAM, 70 ns, PBGA48
封裝： 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
文件頁(yè)數(shù)： 1/11頁(yè)
文件大?。?/td> 406K
代理商： CY62146CV30LL-70BVI
4-Mbit (256K x 16) Static RAM
CY62146DV30
Cypress Semiconductor Corporation
Document #: 38-05339 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 2, 2005
Features
Very high speed: 45 ns
Wide voltage range: 2.20V–3.60V
Pin-compatible with CY62146CV30
Ultra-low active power
— Typical active current: 1.5 mA @ f = 1 MHz
— Typical active current: 8 mA @ f = f
max
Ultra low standby power
Easy memory expansion with CE, and OE features
Automatic power-down when deselected
CMOS for optimum speed/power
Packages offered 48-ball BGA and 44-pin TSOPII
Also available in Lead-free packages
Functional Description
[1]
The CY62146DV30 is a high-performance CMOS static RAM
organized as 256K words by 16 bits. This device features ad-
vanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Life (MoBL
) in portable
applications such as cellular telephones. The device also has
an automatic power-down feature that significantly reduces
power consumption. The device can also be put into standby
mode reducing power consumption by more than 99% when
deselected (CE HIGH). The input/output pins (I/O
0
through
I/O
15
) are placed in a high-impedance state when: deselected
(CE HIGH), outputs are disabled (OE HIGH), both Byte High
Enable and Byte Low Enable are disabled (BHE, BLE HIGH),
or during a write operation (CE LOW and WE LOW).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is
written into the location specified on the address pins (A
0
through A
17
). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O
8
through I/O
15
) is written into the location
specified on the address pins (A
0
through A
17
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
The CY62146DV30 is available in a 48-ball VFBGA, 44-pin
TSOPII packages.
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
Logic Block Diagram
256K x 16
RAM Array
I/O
0
–I/O
7
R
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
COLUMN DECODER
A
1
A
1
A
1
A
1
A
1
S
DATA IN DRIVERS
OE
BLE
I/O
8
–I/O
15
CE
WE
BHE
A
1
A
0
A
1
A
9
A
10
相關(guān)PDF資料
PDF描述
CY62146DV30LL-45ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:41; Connector Shell Size:20; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:20-41
CY62146DV30L-55ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; Number of Contacts:41; Connector Shell Size:20; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket
CY62146DV30LL-55ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:21; Connector Shell Size:22; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:22-21
CY62146DV30L-70ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; Number of Contacts:21; Connector Shell Size:22; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket
CY62146DV30LL-70ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; Number of Contacts:25; Connector Shell Size:22; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:22-25
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62146CV33LL-70BAI 制造商:Cypress Semiconductor 功能描述:
CY62146DV30 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4-Mbit (256K x 16) Static RAM
CY62146DV30_09 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4-Mbit (256K x 16) Static RAM
CY62146DV30L 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4-Mbit (256K x 16) Static RAM
CY62146DV30L-55BVI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4-Mbit (256K x 16) Static RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*