- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380171 > CY54FCT480TLCC (Texas Instruments, Inc.) Dual 8-Bit Parity Generator/Checker PDF資料下載
參數(shù)資料
| 型號(hào)： | CY54FCT480TLCC |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 英文描述： | Dual 8-Bit Parity Generator/Checker |
| 中文描述： | 雙8位奇偶發(fā)生器/檢查 |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大小： | 82K |
| 代理商： | CY54FCT480TLCC |
Dual 8-Bit Parity Generator/Checker
CY54/74FCT480T
Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
SCCS025 - May 1993 - Revised March 2000
Copyright
2000, Texas Instruments Incorporated
1CY54/74FCT480T
Features
Function, pinout and drive compatible with FCT and F
logic
FCT-A speed at 7.5 ns max. (Com’l)
FCT-B speed at 5.6 ns max. (Com’l)
Reduced V
(typically = 3.3V) versions of equivalent
FCT functions
Edge-rate control circuitry for significantly improved
noise characteristics
Power-off disable feature
Matched rise and fall times
ESD > 2000V
Fully compatible with TTL input and output logic levels
Sink Current
64 mA (Com’l),
32 mA (Mil)
Source Current
32 mA (Com’l),
12 mA (Mil)
Two 8-bit parity generator/checkers
Open drain Active LOW parity error output
Expandable for larger word widths
Functional Description
The
generator/checker. Each parity generator/checker accepts
eight data bits and one parity bit as inputs, and generates a
sum and parity error output. The FCT480T can be used in
ODD parity systems. The parity error output is open-drain,
designed for easy expansion of the word width by a wired-OR
connection of several FCT480T type devices. Since additional
logic is not needed, the parity generation or checking times
remain the same as for an individual FCT480T device.
The outputs are designed with a power-off disable feature to
allow for live insertion of boards.
FCT480T
is
a
high-speed
dual
8-bit
parity
LogicBlockDiagram
Pin Configurations
FCT480T–1
28
27
26
4
3
2
1
5
6
7
8
9
10
13
14
15
16
17
18
25
24
23
22
21
20
11
12
19
P
F1
H
G
E
H
D
C
N
N
G
E
LCC
Top View
A
1
NC
B
1
CHK/GEN
ODD
1
PAR
2
V
CC
A
2
B
2
ERROR
ODD
2
NC
GND
C
1
F
A
1
B
1
C
1
D
1
E
1
F
1
G
1
H
1
PAR
1
CHK/GEN
ERR
A
2
B
2
C
2
D
2
E
2
F
2
G
2
H
2
PAR
2
ODD
2
ODD
1
FCT480T2
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
24
23
22
21
13
14
A
1
B
1
C
1
D
1
E
1
F
1
G
1
H
1
PAR
1
CHK/GEN
ODD
1
GND
V
CC
A
2
B
2
C
2
D
2
E
2
F
2
G
2
H
2
PAR
2
ERROR
ODD
2
FCT480T3
15
DIP/SOIC/QSOP
Top View
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY54FCT480TQSOP | Dual 8-Bit Parity Generator/Checker |
| CY54FCT480TSOIC | Dual 8-Bit Parity Generator/Checker |
| CY5474FCT480T | Dual 8-Bit Parity Generator/Checker |
| CY74FCT540TQSOP | 8-Bit Buffers/Line Drivers |
| CY74FCT540TSOIC | 8-Bit Buffers/Line Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY54FCT480TLM | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Parity Generator/Checker |
| CY54FCT480TQSOP | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Dual 8-Bit Parity Generator/Checker |
| CY54FCT480TSOIC | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Dual 8-Bit Parity Generator/Checker |
| CY54FCT540ATDM | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:8-Bit Inverting Buffer/Driver |
| CY54FCT540ATLM | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:8-Bit Inverting Buffer/Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。