參數(shù)資料
型號(hào): CY3950Z484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 35/86頁(yè)
文件大小: 1212K
代理商: CY3950Z484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 35 of 86
Switching Waveforms
(continued)
Channel Memory Synchronous FIFO Full/Read Timing
PORT A CLOCK
READ ENABLE
t
CHMCLK
t
CHMFS
REGISTERED
OUTPUT
FULL FLAG
(Active LOW)
PORT B CLOCK
t
CHMFH
t
CHMSKEW1
t
CHMFO
t
CHMFO
WRITE ENABLE
t
CHMS
t
CHMH
t
CHMFRDV
REGISTERED
INPUT
相關(guān)PDF資料
PDF描述
CY39100Z484-125BBC TRAN_GUARD,5.6WV,15.5VCLAMP,0.1J,0603
CY39165Z484-125BBC CPLDs at FPGA Densities
CY39200Z484-125BBC CPLDs at FPGA Densities
CY3930Z484-125BBI CPLDs at FPGA Densities
CY3950Z484-125BBI CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950Z484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z676-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z676-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z676-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities