參數(shù)資料
型號(hào): CY3950Z388-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 29/86頁(yè)
文件大小: 1212K
代理商: CY3950Z388-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 29 of 86
Switching Waveforms
(continued)
Cluster Memory Output Register Timing (Asynchronous Inputs)
ADDRESS
t
CLMCYC2
t
CLMDV2
WRITE
ENABLE
INPUT
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
Cluster Memory Output Register Timing (Synchronous Inputs)
ADDRESS
t
CLMDV2
WRITE
ENABLE
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
(INPUT REGISTER)
GLOBAL CLOCK
t
CLMCYC2
t
CLMS
t
CLMH
INPUT
相關(guān)PDF資料
PDF描述
CY39100Z388-125BBC 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
CY39165Z388-125BBC 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
CY39200Z388-125BBC 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
CY3930Z388-125BBI 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
CY3950Z388-125BBI 20 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950Z388-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z388-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z388-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z388-181NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z388-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities