參數(shù)資料
型號(hào): CY3950Z208-181NC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 29/86頁(yè)
文件大小: 1212K
代理商: CY3950Z208-181NC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 29 of 86
Switching Waveforms
(continued)
Cluster Memory Output Register Timing (Asynchronous Inputs)
ADDRESS
t
CLMCYC2
t
CLMDV2
WRITE
ENABLE
INPUT
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
Cluster Memory Output Register Timing (Synchronous Inputs)
ADDRESS
t
CLMDV2
WRITE
ENABLE
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
(INPUT REGISTER)
GLOBAL CLOCK
t
CLMCYC2
t
CLMS
t
CLMH
INPUT
相關(guān)PDF資料
PDF描述
CY39100Z208-181NC PCB COPPER CLAD 3 X 4.5 2 SIDE
CY39200Z208-181NC CPLDs at FPGA Densities
CY3930V256-181NC PCB COPPER CLAD 4 X 6 2 SIDE
CY3950V256-181NC PCB COPPER CLAD POS 4 X 62 SIDE
CY39100V256-181NC PCB COPPER CLAD POS 4.5X72 SIDE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950Z208-200MGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-200NTC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-233MGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-233MGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-233NTC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities