參數(shù)資料
型號: CY3950V208-200MGC
廠商: Cypress Semiconductor Corp.
英文描述: CAP CER 10000PF 50V X7R 0805 FLX
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 42/86頁
文件大小: 1212K
代理商: CY3950V208-200MGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 42 of 86
Package Diagrams
(continued)
388-Lead Ball Grid Array MG388
51-85103-*C
相關PDF資料
PDF描述
CY39100V208-200MGC CAP CER .10UF 50V X7R 0805 FLEX
CY39165V208-200MGC CAP 100PF 50V 10% SLC SMD-0202 WAFFLE RF
CY39200V208-200MGC CPLDs at FPGA Densities
CY3930Z208-200MGC CPLDs at FPGA Densities
CY3950Z208-200MGC CPLDs at FPGA Densities
相關代理商/技術參數(shù)
參數(shù)描述
CY3950V208-200NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-233MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities