參數(shù)資料
型號: CY3950V208-181BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 42/86頁
文件大?。?/td> 1212K
代理商: CY3950V208-181BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 42 of 86
Package Diagrams
(continued)
388-Lead Ball Grid Array MG388
51-85103-*C
相關(guān)PDF資料
PDF描述
CY39165V208-181BBC INDUCTOR 22NH 5% FIXED SMD
CY39200V208-181BBC CPLDs at FPGA Densities
CY3950Z208-181BBC CPLDs at FPGA Densities
CY39100Z208-181BBC CPLDs at FPGA Densities
CY39200Z208-181BBC INDUCTOR 2.2NH +-.3NH FIXED SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V208-181BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-181BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-181BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V208-181MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities