- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366982 > CY3930Z208-125BBC (Cypress Semiconductor Corp.) Shielded Paired Cable; Number of Conductors:2; Conductor Size AWG:22; No. Strands x Strand Size:7 x 30; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Shielding Coverage:100% RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | CY3930Z208-125BBC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Shielded Paired Cable; Number of Conductors:2; Conductor Size AWG:22; No. Strands x Strand Size:7 x 30; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Shielding Coverage:100% RoHS Compliant: Yes |
| 中文描述： | CPLD器件在FPGA的密度 |
| 文件頁數(shù)： | 37/86頁 |
| 文件大?。?/td> | 1212K |
| 代理商： | CY3930Z208-125BBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 37 of 86
Switching Waveforms
(continued)
Channel Memory Synchronous FIFO Master Reset Timing
MASTER
RESET INPUT
READ ENABLE /
WRITE ENABLE
EMPTY/FULL
PROGRAMMABLE
ALMOST EMPTY
t
CHMFRS
t
CHMFRSR
t
CHMFRSF
t
CHMFRSF
t
CHMFRSF
HALF-FULL/
PROGRAMMABLE
ALMOST FULL
REGISTERED
OUTPUT
FLAGS
FLAGS
Pin Count
208 = 208 Leads
256 = 256 Balls
388 = 388 Balls
484 = 484 Balls
676 = 676 Balls
C Y 3 9 1 0 0 V 6 7 6 - 2 0 0 M B C
Cypress Semiconductor ID
Family Type
39 = Delta39K Family
Gate Density
30=30k Usable Gates
50=50k Usable Gates
100=100k Usable Gates
165 = 165k Usable Gates
200 = 200k Usable Gates
Speed
233 = 233 MHz 125 = 125 MHz
200 = 200 MHz 83 = 83 MHz
181 = 181 MHz
Package Type
N = Plastic Quad Flat Pack (PQFP)
NT = Thermally Enhanced Quad Flat Pack (EQFP)
BG = Ball Grid Array (BGA)
BB = Fine-pitch Ball Grid Array (FBGA)
1.0-mm Lead Pitch
MG = Self-Boot Solution -- Ball Grid Array
MB = Self-Boot Solution -- Fine Pitch Ball Grid Array
1.0-mm Lead Pitch
Operating Conditions
Commercial
Industrial
0°C to +70°C
--40°C to +85°C
Operating Reference Voltage
V = 3.3V or 2.5V Supply Voltage
Z = 1.8V Supply Voltage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY3950Z208-125BBC | CPLDs at FPGA Densities |
| CY39100Z208-125BBC | CPLDs at FPGA Densities |
| CY39200Z208-125BBC | CPLDs at FPGA Densities |
| CY3930V208-181MGC | CPLDs at FPGA Densities |
| CY3950V208-181MGC | CPLDs at FPGA Densities |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY3930Z208-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930Z208-125BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930Z208-125BGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930Z208-125MBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930Z208-125MBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。