參數(shù)資料
型號: CY39200V208-200MGC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 28/86頁
文件大?。?/td> 1212K
代理商: CY39200V208-200MGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 28 of 86
Switching Waveforms
(continued)
Cluster Memory Synchronous Flow-Through Timing
GLOBAL
CLOCK
ADDRESS
WRITE
ENABLE
REGISTERED
INPUT
REGISTERED
OUTPUT
t
CLMS
t
CLMS
t
CLMS
t
CLMH
t
CLMH
t
CLMH
READ
WRITE
READ
t
CLMDV1
t
CLMDV1
t
CLMDV1
t
CLMCYC1
Cluster Memory Internal Clocking
MACROCELL
INPUT CLOCK
CLUSTER MEMORY
INPUT CLOCK
CLUSTER MEMORY
OUTPUT CLOCK
t
CLMMACS2
t
MACCLMS2
t
CLMMACS1
t
MACCLMS1
相關(guān)PDF資料
PDF描述
CY3930Z208-200MGC CPLDs at FPGA Densities
CY3950Z208-200MGC CPLDs at FPGA Densities
CY39100Z208-200MGC CPLDs at FPGA Densities
CY39165Z208-200MGC CPLDs at FPGA Densities
CY39200Z208-200MGC CRYSTAL, HC-49, 10MHZ; Frequency, output:10000kHz; Temperature, operating range:-10(degree C) to (degree C); Capacitance, load:12pF; Crystal case type:HC49U-S; Accuracy, frequency @:50ppm; Accuracy, frequency -@:50ppm; Temp, op. RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V208-200NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-83NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities