- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366985 > CY39165Z676-200BBC (Cypress Semiconductor Corp.) CPLDs at FPGA Densities PDF資料下載
參數(shù)資料
| 型號： | CY39165Z676-200BBC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | CPLDs at FPGA Densities |
| 中文描述： | CPLD器件在FPGA的密度 |
| 文件頁數(shù)： | 40/86頁 |
| 文件大?。?/td> | 1212K |
| 代理商： | CY39165Z676-200BBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 40 of 86
CPLD Boot EEPROM
[17]
Part Numbers (Ordering Information)
Recommended ATMEL CPLD Boot EEPROM for corresponding Delta39K CPLDs
Note:
17. Refer to the data sheets at www.atmel.com for detailed architectural and timing information.
39K200
181
CY39200V208-181NTC
CY39200V484-181BBC
CY39200V388-181MGC
CY39200V676-181MBC
CY39200V208-125NTC
CY39200V484-125BBC
CY39200V388-125MGC
CY39200V676-125MBC
CY39200V208-125NTI
CY39200V484-125BBI
CY39200V208-83NTC
CY39200V484-83BBC
CY39200V388-83MGC
CY39200V676-83MBC
CY39200V208-83NTI
CY39200V484-83BBI
NT208
BB484
MG388
MB676
NT208
BB484
MG388
MB676
NT208
BB484
NT208
BB484
MG388
MB676
NT208
BB484
208-Lead Enhanced Quad Flat Pack
484-Lead Fine Pitch Ball Grid Array
388-Lead Ball Grid Array
676-Lead Fine Pitch Ball Grid Array
208-Lead Enhanced Quad Flat Pack
484-Lead Fine Pitch Ball Grid Array
388-Lead Ball Grid Array
676-Lead Fine Pitch Ball Grid Array
208-Lead Enhanced Quad Flat Pack
484-Lead Fine Pitch Ball Grid Array
208-Lead Enhanced Quad Flat Pack
484-Lead Fine Pitch Ball Grid Array
388-Lead Ball Grid Array
676-Lead Fine Pitch Ball Grid Array
208-Lead Enhanced Quad Flat Pack
484-Lead Fine Pitch Ball Grid Array
Commercial
÷
÷
125
Commercial
÷
÷
Industrial
83
Commercial
÷
÷
Industrial
Delta39K Part Numbers (Ordering Information)
(continued)
Device
Speed
(MHz)
Ordering Code
Package
Name
Package Type
Self-Boot
Solution
Operating
Range
Device
2 Mbit
Speed
(MHz)
15
10
15
10
15
10
Ordering Code
AT17LV002-10JC
AT17LV002-10JC
AT17LV010-10JC
AT17LV010-10JI
AT17LV512-10JC
AT17LV512-10JI
Package
Name
20J
20J
20J
20J
20J
20J
Package Type
Operating
Range
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
20-Lead Plastic Leaded Chip Carrier
20-Lead Plastic Leaded Chip Carrier
20-Lead Plastic Leaded Chip Carrier
20-Lead Plastic Leaded Chip Carrier
20-Lead Plastic Leaded Chip Carrier
20-Lead Plastic Leaded Chip Carrier
1 Mbit
512 Kbit
CPLD Device
39K30
39K50
39K100
39K165
39K200
Recommended boot EEPROM
AT17LV512
AT17LV512
AT17LV010
AT17LV002
AT17LV002
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39165Z676-200BBI | CPLDs at FPGA Densities |
| CY39165Z676-200BGC | CPLDs at FPGA Densities |
| CY39165V208-125BGC | CPLDs at FPGA Densities |
| CY39165V208-125BGI | CPLDs at FPGA Densities |
| CY39165V208-125MBC | CPLDs at FPGA Densities |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39165Z676-200BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39165Z676-200BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic |
| CY39200V208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V208-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。