- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366990 > CY39100Z208-125BGC (Cypress Semiconductor Corp.) Shielded Paired Cable; Number of Conductors:4; Conductor Size AWG:22; No. Strands x Strand Size:19 x 34; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Shielding Coverage:100% RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | CY39100Z208-125BGC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Shielded Paired Cable; Number of Conductors:4; Conductor Size AWG:22; No. Strands x Strand Size:19 x 34; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Shielding Coverage:100% RoHS Compliant: Yes |
| 中文描述： | CPLD器件在FPGA的密度 |
| 文件頁(yè)數(shù)： | 25/86頁(yè) |
| 文件大?。?/td> | 1212K |
| 代理商： | CY39100Z208-125BGC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 25 of 86
Switching Waveforms
(continued)
Registered Output with Synchronous Clocking (Macrocell)
t
MCS
INPUT
SYNCHRONOUS
t
MCCO
REGISTERED
OUTPUT
t
MCH
CLOCK
Registered Input in I/O Cell
t
IOS
DATA
INPUT
INPUT REGISTER
CLOCK
t
IOCO
REGISTERED
OUTPUT
t
IOH
Clock to Clock
INPUT REGISTER
CLOCK
MACROCELL
REGISTER CLOCK
t
SCS
t
ICS
PT Clock to PT Clock
DATA
INPUT
PT CLOCK
t
SCS2PT
t
MCSPT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39200Z208-125BGC | CPLDs at FPGA Densities |
| CY3930Z208-125BGI | CPLDs at FPGA Densities |
| CY3950Z208-125BGI | CPLDs at FPGA Densities |
| CY39100Z208-125BGI | CPLDs at FPGA Densities |
| CY39200Z208-125BGI | CABLE, COAX, 1505A, PER M; Impedance:75R; Conductor make-up:1/20AWG; Diameter, External:5.92mm; Material, conductor:Copper; Material, primary insulation:Polyethylene; Coaxial cable type:RG59/U; Attenuation, 1 GHz:24.92dB; RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39100Z208-125BGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39100Z208-125MBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39100Z208-125MBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39100Z208-125MGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39100Z208-125MGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。