參數(shù)資料
型號(hào): CY39100V484-125BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA484
封裝: 23 X 23 MM, 1.60 MM HEIGHT, 1 MM PITCH, TFBGA-484
文件頁(yè)數(shù): 34/86頁(yè)
文件大?。?/td> 1212K
代理商: CY39100V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 34 of 86
Switching Waveforms
(continued)
Channel Memory Synchronous FIFO Empty/Write Timing
WRITE ENABLE
t
CHMCLK
t
CHMFS
t
CHMFH
D
n+1
REGISTERED
INPUT
EMPTY FLAG
(Active LOW)
PORT A CLOCK
READ ENABLE
t
CHMSKEW2
t
CHMFO
t
CHMFO
t
CHMFRDV
PORT B CLOCK
RE
REGISTERED
OUTPUT
相關(guān)PDF資料
PDF描述
CY39200V484-125BBC CPLDs at FPGA Densities
CY39100V484-125BBI Photoelectric Sensor; Sensor Input Type:Optical; Sensing Range Max:60m; Sensor Output Type:Relay; Leaded Process Compatible:No; Output Type:Relay; Peak Reflow Compatible (260 C):No; Sensor Housing:Rectangular
CY3930Z208-125BBC Shielded Paired Cable; Number of Conductors:2; Conductor Size AWG:22; No. Strands x Strand Size:7 x 30; Jacket Material:Polyvinylchloride (PVC); Shielding Material:Aluminum Foil/Polyester Tape; Shielding Coverage:100% RoHS Compliant: Yes
CY3950Z208-125BBC CPLDs at FPGA Densities
CY39100Z208-125BBC CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities