參數(shù)資料
型號: CY37256VP
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數(shù): 17/62頁
文件大?。?/td> 1782K
代理商: CY37256VP
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 17 of 62
3.3V AC Test Loads and Waveforms
295
(COM’L)
393
(MIL)
AC Characteristics
90%
10%
3.0V
GND
90%
10%
ALL INPUT PULSES
3.3V
OUTPUT
35 pF
INCLUDING
JIG AND
SCOPE
3.3V
OUTPUT
5 pF
INCLUDING
JIG AND
SCOPE
(a)
(b)
<2 ns
OUTPUT
340
(COM’L)
453
(MIL)
Equivalent to:
THéVENIN EQUIVALENT
158
(COM’L)
1.77V (COM'L)
1.77V (MIL)
295
(COM'L)
393
(MIL)
340
(COM'L)
453
(MIL)
<2 ns
(c)
270
(MIL)
5 OR 35 pF
Parameter
[11]
t
ER(–)
V
X
1.5V
Output Waveform—Measurement Level
t
ER(+)
2.6V
t
EA(+)
1.5V
t
EA(–)
V
the
(d) Test Waveforms
V
OH
V
X
0.5V
V
OL
V
X
0.5V
V
X
V
OH
0.5V
V
X
V
OL
0.5V
Switching Characteristics
Over the Operating Range
[12]
Parameter
Combinatorial Mode Parameters
t
PD[13, 14, 15]
t
PDL[13, 14, 15]
t
PDLL[13, 14, 15]
t
EA[13, 14, 15]
t
ER[11, 13]
Input Register Parameters
t
WL
Notes:
11.
t
measured with 5-pF AC Test Load and t
measured with 35-pF AC Test Load.
12. All AC parameters are measured with two outputs switching and 35-pF AC Test Load.
13. Logic Blocks operating in Low-Power Mode, add t
to this spec.
14. Outputs using Slow Output Slew Rate, add t
SLEW
to this spec.
15. When V
CCO
= 3.3V, add t
3.3IO
to this spec.
Description
Unit
Input to Combinatorial Output
Input to Output Through Transparent Input or Output Latch
Input to Output Through Transparent Input and Output Latches
Input to Output Enable
Input to Output Disable
ns
ns
ns
ns
ns
Clock or Latch Enable Input LOW Time
[8]
ns
相關(guān)PDF資料
PDF描述
CY37512VP Programmable Logic
CY37512VP256-66BGC
CY37512VP256-83BGC
CY37512VP352-83BGC
CY37128P160-125GMB ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37256VP160100AC 制造商:Cypress Semiconductor 功能描述:
CY37256VP160-100AC 制造商:Cypress Semiconductor 功能描述:
CY37256VP160-100AXC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 256 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
CY37256VP160100AXI 制造商:Cypress Semiconductor 功能描述:
CY37256VP160-100AXI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 256 Macrocell 5V IND RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100