參數(shù)資料
型號(hào): CY37032VP44-143JC
英文描述: Electrically-Erasable Complex PLD
中文描述: 電可擦除復(fù)雜可編程邏輯器件
文件頁(yè)數(shù): 6/66頁(yè)
文件大?。?/td> 2069K
代理商: CY37032VP44-143JC
Ultra37000 CPLD Family
Ultra37000: December 13, 1996
Revision: March 15, 2001
6
f
Figure 2. I/O and Buried Macrocells
Figure 3. Input Macrocell
C2
C3
DECODE
C2
C3
DECODE
0
1
2
3
O
C6 C5
“0”
“1”
0
1
O
D/T/L
Q
R
P
0
1
2
3
4
O
C0
0
1
O
C4
FEEDBACK TO PIM
FEEDBACK TO PIM
BLOCK RESET
ASYNCHRONOUS
0
16
TERMS
I/O MACROCELL
I/O CELL
FROM PTM
0
1
O
D/T/L
Q
R
P
FROM PTM
0
16
PRODUCT
1
O
C7
FEEDBACK TO PIM
BURIED MACROCELL
0
ASYNCHRONOUS
PRODUCT
TERMS
C1
0
1
2
3
4
Q
C24
C0 C1C24
C25
C25
4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3)
1 ASYNCHRONOUS CLOCK(PTCLK)
BLOCK PRESET
FAST
SLOW
C26
SLEW
0
1
0
1
0
1
0
1
OE0 OE1
0
1
2
3
O
C12 C13
TO PIM
D
Q
D
Q
D
Q
LE
INPUT PIN
0
1
2
3
O
C10
FROM CLOCK
POLARITY MUXES
C11
相關(guān)PDF資料
PDF描述
CY37128P160-167AC Electrically-Erasable Complex PLD
CY37128VP100-125BBC Electrically-Erasable Complex PLD
CY37128VP84-125JC Electrically-Erasable Complex PLD
CY37128VP84-83JI Electrically-Erasable Complex PLD
CY37192P160-125AI Electrically-Erasable Complex PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37032VP48-100BAC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37032VP48-100BAI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37032VP48-143BAC 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 960 Gates 32 Macro Cells 143MHz 3.3V 48-Pin BGA
CY37064 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37064P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic