- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8702 > CY2SSTV850ZIT (Silicon Laboratories Inc)IC CLOCK DIFFDRV PLL DDR 48TSSOP PDF資料下載
參數(shù)資料
| 型號： | CY2SSTV850ZIT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK DIFFDRV PLL DDR 48TSSOP |
| 標準包裝： | 2,000 |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:10 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 170MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應商設備封裝： | * |
| 包裝： | * |
Differential Clock Buffer/Driver
CY2SSTV850
......................... Document #: 38-07457 Rev. *A Page 1 of 9
400 West Cesar Chavez, Austin, TX 78701
1+(512) 416-8500
1+(512) 416-9669
www.silabs.com
Features
Phase-locked loop clock distribution for Double Data
Rate Synchronous DRAM applications
1:10 differential outputs
External Feedback pins (FBINT, FBINC) are used to
synchronize the outputs to the clock input
SSCG: Spread Aware for EMI reduction
48-pin SSOP and TSSOP packages
Conforms to JEDEC JC40 and JC42.5 DDR
specifications
Description
This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD
operation and differential data input and output levels.
This device is a zero-delay buffer that distributes a differential
clock input pair (CLKINT, CLKINC) to ten differential pair of
clock outputs (YT[0:9], YC[0:9]) and one differential pair
feedback clock output (FBOUTT, FBOUTC). The clock outputs
are individually controlled by the serial inputs SCLK and
SDATA.
The two-line serial bus can set each output clock pair (YT[0:9],
YC[0:9]) to the Hi-Z state. When AVDD is grounded, the PLL
is turned off and bypassed for test purposes.
The PLL in this device uses the input clocks (CLKINT,CLKINC)
and
the
feedback
clocks
(FBINT,FBINC)
to
provide
high-performance, low-skew, low-jitter output differential
clocks.
Block Diagram
Pin Configuration
YT0
YC0
YT1
YC1
YT2
YC2
YT3
YC3
YT4
YC4
YT5
YC5
YT6
YC6
YT7
YC7
YT8
YC8
YT9
YC9
FBOUTT
FBOUTC
Serial
Interface
Logic
PLL
FBINT
FBINC
CLKINT
CLKINC
SDATA
SCLK
AVDD
10
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
VSS
YC0
YT0
VDDQ
YT1
YC1
VSS
YC2
YT2
VDD
SCLK
CLKINT
CLKINC
VDDI
AVDD
AVSS
VSS
YC3
YT3
VDDQ
YT4
YC4
VSS
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VSS
YC5
YT5
VDDQ
YT6
YC6
VSS
YC7
YT7
VDDQ
SDATA
FBINT
FBINC
VDDQ
FBOUTC
FBOUTT
VSS
YC8
YT8
VDDQ
YT9
YC9
VSS
C
Y
2SSTV850
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100ES6210ACR2 | IC CLOCK BUFFER 1:5 3GHZ 32-LQFP |
| V150A24H400BL2 | CONVERTER MOD DC/DC 24V 400W |
| VI-J6Z-MX | CONVERTER MOD DC/DC 2V 30W |
| VI-J6Y-MW | CONVERTER MOD DC/DC 3.3V 66W |
| V150A24H400BL | CONVERTER MOD DC/DC 24V 400W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2SSTV855 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855ZC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855ZCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855ZI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。