參數(shù)資料
型號(hào): CY2SSTU32864
英文描述: Clocks and Buffers
中文描述: 時(shí)鐘和緩沖器
文件頁數(shù): 2/2頁
文件大?。?/td> 36K
代理商: CY2SSTU32864
ADVANCE
INFORMATION
CY2SSTU32864
Document #: 38-07576 Rev. **
Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
Page 2 of 2
Document History Page
Document Title:CY2SSTU32864 1.8V, 25-bit (1:1) or 14-bit (1:2) JEDEC-Compliant Data Register
Document Number: 38-07576
Rev.
ECN No.
Issue
Date
Orig. of
Change
Description of Change
**
129199
09/09/03
RGL
New Data Sheet
相關(guān)PDF資料
PDF描述
CY2SSTU877 Clocks and Buffers
CY2SSTV16857 Clocks and Buffers
CY2SSTV857-27 Clocks and Buffers
CY2V9950 Clocks and Buffers
CY5057 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2SSTU32864BFXC 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:1.8V, 25-bit (1:1) or 14-bit (1:2) JEDEC-Compliant Data Register
CY2SSTU32864BFXCT 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:1.8V, 25-bit (1:1) or 14-bit (1:2) JEDEC-Compliant Data Register
CY2SSTU32866 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:1.8V, 25-bit (1:1) of 14-bit (1:2) JEDEC-Compliant Data Register with Parity
CY2SSTU32866BFXC 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:1.8V, 25-bit (1:1) of 14-bit (1:2) JEDEC-Compliant Data Register with Parity
CY2SSTU32866BFXCT 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:1.8V, 25-bit (1:1) of 14-bit (1:2) JEDEC-Compliant Data Register with Parity