- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1992 > CY28447LFXC (Silicon Laboratories Inc)IC CLOCK CALISTOGA CK410M 72QFN PDF資料下載
參數(shù)資料
| 型號： | CY28447LFXC |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 20/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK CALISTOGA CK410M 72QFN |
| 標準包裝： | 240 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服務器 |
| 輸入： | LVTTL，晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:21 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 200MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 72-QFN（10x10） |
| 包裝： | 托盤 |
CY28447
........................ Document #: 38-07724 Rev *C Page 7 of 22
1
0
CPU[T/C]1
CPU[T/C]1 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
0
CPU[T/C]0
CPU[T/C]0 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
Byte 6: Control Register 6
Bit
@Pup
Name
Description
7
0
TEST_SEL
REF/N or Tri-state Select
0 = Tri-state, 1 = REF/N Clock
6
0
TEST_MODE
Test Clock Mode Entry Control
0 = Normal operation, 1 = REF/N or Tri-state mode,
5
1
REF1
REF1 Output Drive Strength
0 = Low, 1 = High
4
1
REF0
REF0 Output Drive Strength
0 = Low, 1 = High
3
1
PCI, PCIF and SRC clock
outputs except those set
to free running
SW PCI_STP Function
0=SW PCI_STP assert, 1= SW PCI_STP deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
2
HW
FSC
FSC Reflects the value of the FSC pin sampled on power up
0 = FSC was low during VTT_PWRGD# assertion
1
HW
FSB
FSB Reflects the value of the FSB pin sampled on power up
0 = FSB was low during VTT_PWRGD# assertion
0
HW
FSA
FSA Reflects the value of the FSA pin sampled on power up
0 = FSA was low during VTT_PWRGD# assertion
Byte 7: Vendor ID
Bit
@Pup
Name
Description
7
0
Revision Code Bit 3
6
0
Revision Code Bit 2
5
0
Revision Code Bit 1
4
1
Revision Code Bit 0
3
1
Vendor ID Bit 3
2
0
Vendor ID Bit 2
1
0
Vendor ID Bit 1
0
Vendor ID Bit 0
Byte 8: Control Register 8
Bit
@Pup
Name
Description
7
0
RESERVED
RESERVED, Set = 0
6
0
RESERVED
RESERVED, Set = 0
5
0
RESERVED
RESERVED, Set = 0
4
0
RESERVED
RESERVED, Set = 0
3
0
RESERVED
RESERVED, Set = 0
2
1
USB_48M
USB_48MHz Output Drive Strength
0= Low, 1= High
1
RESERVED
RESERVED, Set = 1
0
1
PCIF0
PCIF0 Output Drive Strength
0 = Low, 1 = High
Byte 5: Control Register 5 (continued)
Bit
@Pup
Name
Description
相關PDF資料 |
PDF描述 |
|---|---|
| CY28547LFXCT | IC CLOCK CK505/410M INTEL 72QFN |
| CY28548ZXC | IC CLK CK505 960M/965M 64TSSOP |
| CY28551LFXC-3T | IC CLOCK INTEL/AMD SIS VIA 56QFN |
| CY28551LFXC | IC CLOCK INTEL/AMD SIS VIA 64QFN |
| CY2SSTV855ZXI | IC CLOCK DIFFDRV PLL DDR 28TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY28447LFXCT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28506OC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR MOTHERBOARDS - Bulk |
| CY28506OCT | 制造商:Rochester Electronics LLC 功能描述:CLOC - Tape and Reel |
| CY28507ZC-3 | 功能描述:時鐘緩沖器 PacketClockClk RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28508OCT | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。