- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366976 > CY27EE16ZEC (Cypress Semiconductor Corp.) 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM PDF資料下載
參數(shù)資料
| 型號： | CY27EE16ZEC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| 中文描述： | 1鎖相環(huán)在系統(tǒng)可編程時鐘發(fā)生器與個人16K的EEPROM的 |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 163K |
| 代理商： | CY27EE16ZEC |
CY27EE16ZE
Document #: 38-07440 Rev. *B
Page 2 of 17
Functional Description
The CY27EE16ZE integrates a 16-kbit EEPROM scratchpad
and a clock generator that features Cypress’s programmable
clock core. An industry standard I
2
C serial programming
interface (SPI) is used to program the scratchpad and clock
core.
16-kbit EEPROM
The 16-kbit EEPROM scratchpad is organized in eight blocks
x 256 words x 8 bits. Each of the eight 2-kbit EEPROM
scratchpad blocks, a 2-kbit clock configuration EEPROM
block, and a 2-kbit volatile clock configuration SRAM block,
have their own 7-bit device address. The device address is
combined with a Read/Write bit as the LSB and is sent after
each start bit.
Clock Features
The programmable clock core is configured with the following
features:
Crystal Oscillator
: Programmable drive and load, support
for external references up to 166 MHz. See "Reference
Frequency (REF)", page 5
VCXO
:
Analog or digital control
Inputs and I/Os
: Programmable input muxes drive write
protect (WP), analog VCXO control, output enable (OE),
and power down mode (PDM) functions
PLL
: Programmable P, Q, offset, and loop filter parameters.
Outputs
: Six outputs and two programmable linear dividers.
The output swing of CLOCK1 through CLOCK4 is set by VDDL
(2.5V or 3.3V). The output swing of CLOCK5 and CLOCK6 is
set by VDD (3.3V).
Note:
1.Float XOUT if XIN is externally driven.
Clock configuration is stored in a dedicated 2-kbit block of
nonvolatile EEPROM and a 2-kbit block of volatile SRAM. The
SPI is used to write new configuration data to the on-chip
programmable registers that are defined within the clock
configuration memory blocks. Other, custom configurations,
that include custom VCXO, Spread Spectrum for EMI
reduction, Fractional N and frequency select pins (FS) are
programmable; contact factory for details.
Write Protect (WP) – Active HIGH
The default clock configuration of the CY27EE16ZE has pin
17 configured as WP. When a logical HIGH level input is
asserted on this pin, the write protect feature (WP) will inhibit
writing to the EEPROM. This protects EEPROM bits from
being changed, while allowing full read access to EEPROM.
Writing to SRAM is allowed with WP enabled. When this pin is
held at a logical LOW level, WP is disabled and data can be
written to EEPROM.
Analog Adjust for Voltage Controlled Crystal Oscillator
(VCXO)
Pin 17 can be programmed, with the SPI, to function as the
analog control for the VCXO. Then, pin 17 provides ±150 ppm
adjustment of the crystal oscillator frequency (in order to use
the VCXO, the crystal must have a minimum of ±150 ppm pull
range and meet the pullable crystal specifications as shown in
Table 15
on page 12). The crystal oscillator frequency is pulled
lower by at least 150 ppm when 0V is applied to VCXO, pulled
higher by at least 150 ppm when V
DD
is applied to VCXO. The
oscillator frequency will have a linear dependence on the
voltage level applied to pin 17, VCXO, within a range from 0V
to V
DD
. See section "Device Addressing", page 10 for more
information.
Table 1. Pin Description
Name
XIN
VDD
CLOCK6
AVDD
SDAT
AVSS
VSSL
CLOCK1
CLOCK2
OE/PDM
VDDL
CLOCK3
SCL
CLOCK4
VSS
VCXO/WP
CLOCK5
XOUT
[1]
Pin Number
1
2, 19
3
4
5
6
7
8
9
10
11,14
12
13
15
16
17
18
20
Description
Reference crystal input
3.3V voltage supply
Clock output 6
3.3V analog voltage supply
Data input for serial programming
Analog ground
Output ground
Clock output 1
Clock output 2
Output enable or power-down mode enable
Output voltage supply
Clock output 3
Clock signal input for serial programming
Clock output 4
Ground
Analog control input for VCXO or write protect (user-configurable)
Clock output 5
Reference crystal output
相關PDF資料 |
PDF描述 |
|---|---|
| CY27EE16ZEI | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27H010-25HC | x8 EPROM |
| CY27H010-30HC | x8 EPROM |
| CY27H010-35HC | x8 EPROM |
| CY27H010-35HMB | x8 EPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY27EE16ZEC-300 | 制造商:Cypress Semiconductor 功能描述: |
| CY27EE16ZEC-XXX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16ZEC-XXXT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16ZEI | 制造商:Cypress Semiconductor 功能描述:PROGRAMMABLE PLL CLOCK GENERATOR |
| CY27EE16ZEI-XXX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。