- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384268 > CY26187-1 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | CY26187-1 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁(yè)數(shù)： | 1/5頁(yè) |
| 文件大?。?/td> | 50K |
| 代理商： | CY26187-1 |
One-PLL General Purpose
Clock Generator
CY26111
Cypress Semiconductor Corporation
Document #: 38-07095 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 14, 2002
408-943-2600
Features
Benefits
Integrated phase-locked loop
Low skew, low jitter, high-accuracy outputs
3.3V Operation with 2.5V Output Option
16-TSSOP
Internal PLL with up to 333 MHz internal operation
Meets critical timing requirements in complex system designs
Enables application compatibility
Industry standard package saves on board space
Part Number
CY26111
Outputs
4
Input Frequency
25 MHz
Output Frequency Range
3 x 25 MHz, 1 x 125 MHz
Output
LCLK1
LCLK2
LCLK3
CLK4
Pin
7
8
9
15
Default Frequency
25
25
25
125
Unit
MHz
MHz
MHz
MHz
Logic Block Diagram
XIN
XOUT
LCLK1 25 MHz
OUTPUT
MULTIPLEXER
DIAND
PLL
OSC.
LCLK3 25 MHz
Q
P
VCO
VDDL
AVSS
Φ
AVDD
VSS
OE
LCLK2 25 MHz
CLK4 125 MHz
VSSL
VDD
16-pin TSSOP
CY26111
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VSS
VSSL
NC
LCLK3
LCLK1
LCLK2
XIN
VDD
AVDD
XOUT
OE
AVSS
CLK4
NC
VDDL
N/C
Pin Configurations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY26187-2 | Clocks and Buffers |
| CY26200 | Clocks and Buffers |
| CY26210 | Clocks and Buffers |
| CY26211 | Clocks and Buffers |
| CY2DP3120 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY26187-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Broadcom Reference Design Clock Generator |
| CY26187SC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Broadcom Reference Design Clock Generator |
| CY26187SC-3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY26187SC-3T | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY26200 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:T1/E1 Clock Generator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。