- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY25562 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY25562 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 391K |
| 代理商： | CY25562 |
CY25562
Document #: 38-07392 Rev. *B
Page 4 of 8
both peak and cycle to cycle. The CY25562 takes a narrow
band digital reference clock in the range of 50
–
200 MHz and
produces a clock that sweeps between a controlled start (F1)
and stop (F2) frequency at a precise rate of change. To under-
stand what happens to a clock when SSCG is applied,
consider a 200 MHz clock with a 50 % duty cycle. From a
200-MHz clock we know the following:
Clock Frequency = fc = 200 MHz
Clock Period = Tc = 1/200 MHz.
If this clock is applied to the Xin/CLK pin of the CY25562, the
output clock at pin 4 (SSCLK) will be sweeping back and forth
between two frequencies. These two frequencies, F1 and F2,
are used to calculate to total amount of spread or bandwidth
applied to the reference clock at pin 1. As the clock is making
the transition, sweep, from F1 to F2, the amount of time and
sweep waveform become a very important factor in the
amount of EMI reduction realized from an SSCG clock.
The modulation domain analyzer is used to visualize the
sweep waveform and sweep period.
Figure 2
shows the
modulation profile of a 200-MHz SSCG clock. Notice that the
actual sweep waveform is not a simple sine or sawtooth
waveform.
Figure 2
also shows a scan of the same SSCG
clock using a spectrum analyzer. The spectrum analyzer scan
shows a 10-dB reduction in the peak RF energy when using
the CY25562 SSCG clock.
Modulation Rate
Spread Spectrum clock generators utilize frequency
modulation (FM) to distribute energy over a specific band of
frequencies. The maximum frequency of the clock (Fmax) and
minimum frequency of the clock (Fmin) determine this band of
frequencies. The time required to transition from Fmin to Fmax
and back to Fmin is the period of the Modulation Rate, Tmod.
Modulation Rates of SSCG clocks are generally referred to in
terms of frequency or Fmod = 1/Tmod.
The input clock frequency, Fin, and the internal divider count,
Cdiv, determine the Modulation Rate. In some SSCG clock
generators, the selected range determines the internal divider
count. In other SSCG clocks, the internal divider count is fixed
over the operating range of the part. The CY25562 has a fixed
divider count of 2332.
Tc = 5.0 ns
50 %
50 %
Device
CY25562
Cdiv
2332
(All Ranges)
Example:
Then;
Device =
Fin
Range =
CY25562
200 MHz
S1 = 1, S0 = 1
=
Modulation Rate = Fmod = 200 MHz/2332 = 85.7 kHz.
Modulation Profile
Spectrum Analyzer
Figure 2. SSCG Clock, CY25562, Fin = 200 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY25562 | Spread Spectrum Clock Generator(擴(kuò)頻時鐘發(fā)生器) |
| CY25812 | Clocks and Buffers |
| CY25814 | Clocks and Buffers |
| CY25818 | Clocks and Buffers |
| CY25819 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY25562_08 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Clock Generator |
| CY25562SC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Clock Generator |
| CY25562SCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Clock Generator |
| CY25562SXC | 功能描述:鎖相環(huán) - PLL Spectrum Clk Genratr COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY25562SXCT | 功能描述:鎖相環(huán) - PLL Spectrum Clk Genratr COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。