- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366974 > CY25245 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY25245 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 8/11頁 |
| 文件大?。?/td> | 116K |
| 代理商： | CY25245 |
CY25245
Document #: 38-07124 Rev. *A
Page 8 of 11
Absolute Maximum Ratings
Stresses greater than those listed in this table may cause
permanent damage to the device. These represent a stress
rating only. Operation of the device at these or any other condi-
tions above those specified in the operating sections of this
specification is not implied. Maximum conditions for extended
periods may affect reliability.
Parameter
V
DD
, V
IN
T
STG
T
A
T
B
P
D
Description
Rating
–
0.5 to +7.0
–
65 to +150
0 to +70
–
55 to +125
0.5
Unit
V
°
C
°
C
°
C
W
Voltage on Any Pin with Respect to GND
Storage Temperature
Operating Temperature
Ambient Temperature under Bias
Power Dissipation
DC Electrical Characteristics
:
0
°
C < T
A
< 70
°
C, V
DD
= 3.3V ±0.3V
[4]
Parameter
Description
I
DD
Supply Current
t
ON
Power Up Time
Test Condition
Min.
Typ.
18
Max.
32
5
Unit
mA
ms
First locked clock cycle after Power
Good
V
IL
V
IH
V
OL
V
OH
I
IL
I
IH
I
OL
I
OH
C
I
R
P
Z
OUT
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Input Low Current
Input High Current
Output Low Current
Output High Current
Input Capacitance
Input Pull-Up Resistor
Clock Output Impedance
0.8
V
V
V
V
μ
A
μ
A
mA
mA
pF
k
2.4
0.4
2.4
–
50
–
50
Note 4
Note 4
@ 0.4V, V
DD
= 3.3V
@ 2.4V, V
DD
= 3.3V
50
50
15
15
7
250
25
DC Electrical Characteristics:
0
°
C < T
A
< 70
°
C, V
DD
= 5V ±10%
Parameter
Description
I
DD
Supply Current
t
ON
Power Up Time
Test Condition
Min.
Typ.
30
Max.
50
5
Unit
mA
ms
First locked clock cycle after
Power Good
V
IL
V
IH
V
OL
V
OH
I
IL
I
IH
I
OL
I
OH
C
I
R
P
Z
OUT
Note:
4.
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Input Low Current
Input High Current
Output Low Current
Output High Current
Input Capacitance
Input Pull-up Resistor
Clock Output Impedance
0.15V
DD
V
V
V
V
μ
A
μ
A
mA
mA
pF
k
0.7V
DD
0.4
2.4
–
50
–
50
Note 4
Note 4
@ 0.4V, V
DD
= 5V
@ 2.4V, V
DD
= 5V
50
50
24
24
7
250
25
Inputs OR1:2 and IR1:2 have a pull-up resistor, Input SSON# has a pull-down resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY25562 | Clocks and Buffers |
| CY25562 | Spread Spectrum Clock Generator(擴(kuò)頻時鐘發(fā)生器) |
| CY25812 | Clocks and Buffers |
| CY25814 | Clocks and Buffers |
| CY25818 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY25245OXC | 制造商:Cypress Semiconductor 功能描述: |
| CY25245OXCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency-multiplying, Peak-reducing EMI Solution |
| CY25245PVC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency-multiplying, Peak-reducing EMI Solution |
| CY25245PVCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency-multiplying, Peak-reducing EMI Solution |
| CY25402 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Two PLL Programmable Clock Generator with Spread Spectrum |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。