參數(shù)資料
型號(hào): CY24202
英文描述: Clocks and Buffers
中文描述: 時(shí)鐘和緩沖器
文件頁(yè)數(shù): 11/15頁(yè)
文件大?。?/td> 150K
代理商: CY24202
CY24239
Document #: 38-07038 Rev. **
Page 11 of 15
PCI Clock Outputs, PCI0:5 (Lump Capacitance Test Load = 30 pF)
Parameter
Description
t
P
Period
t
H
High Time
t
L
Low Time
t
R
Output Rise Edge Rate
t
F
Output Fall Edge Rate
t
D
Duty Cycle
t
JC
Jitter, Cycle-to-Cycle
Test Condition/Comments
Measured on rising edge at 1.5V
Duration of clock cycle above 2.4V
Duration of clock cycle below 0.4V
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Measured on rising edge at 1.5V. Maximum
difference of cycle time between two adjacent cycles.
Measured on rising edge at 1.5V
Covers all CPU/PCI outputs. Measured on rising
edge at 1.5V. CPU leads PCI output.
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to frequency
stabilization.
Average value during switching transition. Used for
determining series termination value.
Min.
30
12
12
1
1
45
Typ.
Max.
Unit
ns
ns
ns
V/ns
V/ns
%
ps
4
4
55
250
t
SK
t
O
Output Skew
CPU to PCI Clock Skew
500
4
ps
ns
1.5
f
ST
Frequency Stabilization
from Power-up (cold
start)
AC Output Impedance
3
ms
Z
o
15
IOAPIC0 and IOAPIC_F Clock Outputs (Lump Capacitance Test Load = 20 pF)
Parameter
Description
f
Frequency, Actual
t
R
Output Rise Edge Rate
t
F
Output Fall Edge Rate
t
D
Duty Cycle
f
ST
Frequency Stabilization from
Power-up (cold start)
Test Condition/Comments
Frequency generated by crystal oscillator
Measured from 0.4V to 2.0V
Measured from 2.0V to 0.4V
Measured on rising and falling edge at 1.25V
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
14.318
Max.
Unit
MHz
V/ns
V/ns
%
ms
1
1
45
4
4
55
1.5
Z
o
AC Output Impedance
15
REF0:1 Clock Outputs (Lump Capacitance Test Load = 20 pF)
Parameter
Description
f
Frequency, Actual
t
R
Output Rise Edge Rate
t
F
Output Fall Edge Rate
t
D
Duty Cycle
f
ST
Frequency Stabilization from
Power-up (cold start)
Test Condition/Comments
Frequency generated by crystal oscillator
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
14.318
Max.
Unit
MHz
V/ns
V/ns
%
ms
0.5
0.5
45
2
2
55
3
Z
o
AC Output Impedance
25
相關(guān)PDF資料
PDF描述
CY24204 Clocks and Buffers
CY24206 Clocks and Buffers
CY24210 Clocks and Buffers
CY24233 Clocks and Buffers
CY24712 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY24204 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers
CY24204KZXC-3 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY24204ZC-3 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock⑩ DTV, STB Clock Generator
CY24204ZC-3T 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock⑩ DTV, STB Clock Generator
CY24204ZC-4 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MediaClock⑩ DTV, STB Clock Generator