參數(shù)資料
型號： CY2308ZC-5
英文描述： Eight Distributed-Output Clock Driver
中文描述： 八分布式輸出時鐘驅(qū)動器
文件頁數(shù)： 4/9頁
文件大?。?/td> 110K
代理商： CY2308ZC-5
CY23020-3
Document #: 38-07473 Rev. *A
Page 4 of 9
Table 6. V
DDC
= 3.3V ±5%, V
DD
= 3.3V ±5%
(See Test Set-ups, C
L
= 5 pF)
Parameter
Description
I
DD
Min.
Max.
100
Unit
μ
A
I
PD
I
IL
I
IH
Power-down Current
70°C, V
DD
max
V
IN
= 0
V
IN
= V
DD
10
μ
A
100
μ
A
Table 5. PECL DC Output Specification
(continued)
[4]
Parameter
Description
Conditions
V
CC
= 3.135
Min.
V
CC
= 3.3
Min.
V
CC
= 3.465
Min.
Max.
Max.
Max.
Condition
Min.
Typ.
Max.
300
Unit
mA
Loaded, V
DD
max, Cold, 400 MHz,
all outputs switching
C
IN
C
L[5]
V
ISW
V
IX[6]
REF or FBIN ± Pin Capacitance
Load Cap
Single Ended Input Swing
Input Crossover Voltage
(expressed relative to V
DD
)
Input Slew Rate
4
5
5
6
pF
pF
V
0.5
1.25
V
DD
– 1.79
V
DD
– 0.96
S
I
Measured from V
IX MEAS
+ 0.15 to
V
IX MEAS
–0.15. (20– 80% of a min
input swing sig.)
0.9
4
V/ns
V
OSW
V
OX[7]
Single Ended Output Swing
Output Crossing Point
0.6
1.1
V
VO
MID
= (VH_
MEAS
VL_
MEAS
)/2
VO
MID
= (VH_
MEAS
VL_
MEAS
)/2
VO
MID
–
0.20
V
DD
– 1.79
VO
MID
– 0.20
V
OX[8]
Output Crossing Point (relative
to V
DD
)
V
DD
– 0.96
Table 7. V
DDC
= 3.3V ±5%, V
DD
= 3.3V ±5%
(See Test Set-ups, C
L
= 5 pF)
Parameter
Description
S
O
Output Rise/Fall Slew
Rate
D
I
Input Duty Cycle
D
O
Output Duty Cycle
T
PDIO
REFin-FBin prop delay
T
PDIOD
REFin-FBin prop delay
T
PDO
FBout to any output prop
delay
T
PDOB
T
PDOB133
T
TB
Total Timing Budget
T
JCCPP
Cycle-Cycle Jitter (1000
cycles) p-p
T
JCCRMS
RMS Cycle-Cycle Jitter
Tjccop
Tjrms
Condition
Min.
0.9
Typ.
Max.
2
Unit
V/ns
Measured from V
IX MEAS
+ 0.15 to V
IX MEAS
–0.15.
(20–80% of a min input swing sig.)
Input duty cycle
Differential crossing point
External feedback REF, FB same frequency
External feedback REF, FB same frequency x2
40
45
–50
–50
–325
60
55
200
150
–100
%
%
ps
ps
ps
Output-Output skew within a bank
Output-Output skew @133 MHz
150
ps
ps
ps
ps
75
400
100
REF and outputs, same frequency
REF and outputs, same frequency
Ref = x2
Ref = x2
15
125
30
ps
ps
ps
Notes:
5.
6.
Same as input. PECL is assumed to drive single point loads.
This is the output DC mid-voltage range ± the crossover voltage tolerance. Refer Input Voltage is assumed to be derived from same supply as part. This is why
it is spec’d relative to V
.
Crossover is within ± 20% of the center of the minimum swing.
Crossover is within ± 20% of the center of the minimum swing.
7.
8.
相關(guān)PDF資料
PDF描述
CY2308ZI-5 Eight Distributed-Output Clock Driver
CY2303 Clocks and Buffers
CY2303SC THREE DISTRIBUTED-OUTPUT CLOCK DRIVER|SOP|8PIN|PLASTIC
CY2303SI THREE DISTRIBUTED-OUTPUT CLOCK DRIVER|SOP|8PIN|PLASTIC
CY2308SC-1HT Eight Distributed-Output Clock Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2308ZC-5H 功能描述:IC CLK ZDB 8OUT 133MHZ 16TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
CY2308ZC-5HT 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin TSSOP T/R
CY2308ZI1H 制造商:CYPRESS 功能描述:New
CY2308ZI-1H 功能描述:時鐘緩沖器 3.3VZDB COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
CY2308ZI-1H[19] 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3 V Zero Delay Buffer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*