參數(shù)資料
型號: CY2303SC
英文描述: THREE DISTRIBUTED-OUTPUT CLOCK DRIVER|SOP|8PIN|PLASTIC
中文描述: 三分布式輸出時鐘驅(qū)動器|專科| 8引腳|塑料
文件頁數(shù): 7/9頁
文件大?。?/td> 110K
代理商: CY2303SC
CY23020-3
Document #: 38-07473 Rev. *A
Page 7 of 9
Ordering Information
Ordering Code
CY23020LFI-3
CY23020LFI-3T
Package Type
Temperature Range
Industrial, –40°C to +85°C
Industrial, –40°C to +85°C
48-pin QFN
48-pin QFN–Tape and Reel
Note:
10. If accurate pin-pin skew is not obtainable with the load capacitors, a third configuration can be made with no load C. In this case only pin-pin skew is
characterized. Part must be in PLL bypass mode.
PULSE
GEN
All board transmission
lines 50
and 0.57ns propagation delay.
FBOUT+
FBOUT
-
Q1
+
Q
5+
Q
5
-
0.57ns
FBIN+ OUT
Q1
-
Q
4+
Q
4
-
C
L
100
C
L
100
100
100
FBIN
-
+
REF
-
=
REF+
FBIN+
100
FBIN+ OUT
50
REFIN+ OUT
50
REFIN
-
OUT
C Selected to produce
1-2.5V/ns at pin
Figure 4. Test Set-up 3 Example
[10]
相關(guān)PDF資料
PDF描述
CY2303SI THREE DISTRIBUTED-OUTPUT CLOCK DRIVER|SOP|8PIN|PLASTIC
CY2308SC-1HT Eight Distributed-Output Clock Driver
CY2308SC-1T Eight Distributed-Output Clock Driver
CY24239PVC CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC
CY24202 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2303SCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Phase-Aligned Clock Multiplier
CY2303SI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Phase-Aligned Clock Multiplier
CY2303SIT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Phase-Aligned Clock Multiplier
CY2303SXC 功能描述:鎖相環(huán) - PLL 3.3VZDB COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CY2303SXCT 功能描述:鎖相環(huán) - PLL 3.3VZDB COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray