- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380118 > CXK5B18120TM- (Sony Corporation) 128 x 64 pixel format, LED Backlight available PDF資料下載
參數(shù)資料
| 型號(hào)： | CXK5B18120TM- |
| 廠商： | Sony Corporation |
| 英文描述： | 128 x 64 pixel format, LED Backlight available |
| 中文描述： | 65536字× 18位高速雙CMOS靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大小： | 179K |
| 代理商： | CXK5B18120TM- |
– 1 –
CXK5B18120TM
-12
E93585A57-PK
65536-word
×
18-bit High Speed Bi-CMOS Static RAM
For the availability of this product, please contact the sales office.
Description
CXK5B18120TM is a high speed 1M bit Bi-
CMOS static RAM organized as 65536 words by
18 bits. Operating on a single 3.3V supply this
asynchronous IC is suitable for use in high speed
and low power applications.
Features
Single 3.3V Supply
Fast access time
Low stand-by current:
Low power operation 1116mW (Max.)
Package line-up
Dual Vcc/Vss
CXK5B18120TM
3.3V±0.3V
12ns (Max.)
10mA (Max.)
400mil 44pin TSOP Package
Function
65536-word
×
18-bit static RAM
Structure
Silicon gate Bi-CMOS IC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
44 pin TSOP (Plastic)
Block Diagram
Pin Description
Buffer
A5
A4
A3
A0
A2
A1
A6
A7
Buffer
Row
Decoder
Memory
Matrix
256
×
4608
I/O
Buffer
Vcc
GND
A14
A15
A9
A8
A12
A13
A11
A10
WE
OE
CE
1
2
3
4
5
6
7
8
9
1
0
11
12
13
14
15
16
I/O Gate
Column
Decoder
LB
UB
17
18
19
20
21
22
28
27
26
25
24
23
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
A4
A3
A2
A1
A0
CE
I/O1
I/O2
I/O3
I/O4
Vcc
GND
I/O5
I/O6
I/O7
I/O8
I/O9
WE
A15
A14
A13
A12
A5
A6
A7
OE
UB
LB
I/O18
I/O17
I/O16
I/O15
GND
Vcc
I/O14
I/O13
I/O12
I/O11
I/O10
NC
A8
A9
A10
A11
I/O1 I/O18
Symbol
A0 to A15
I/O1
to I/O9
I/O10
to I/O18
CE
WE
OE
LB
UB
Vcc
GND
NC
Address input
Data input output
(lower byte I/O)
Data input output
(upper byte I/O)
Chip enable input
Write enable input
Output enable input
Lower byte select input
Upper byte select input
+3.3V Power supply
Ground
No connection
Description
Pin configuration
(Top View)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXK5B18120TM-12 | 128 x 64 pixel format, LED Backlight available |
| CXK5B41020TM- | 128 x 64 pixel format, LED Backlight available |
| CXK5B41020TM-12 | 128 x 64 pixel format, LED Backlight available |
| CXK5T16100TM- | 128 x 64 pixel format, LED Backlight available |
| CXK5T16100TM-12LLX | 128 x 64 pixel format, LED Backlight available |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXK5B18120TM-12 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:65536-word x 18-bit High Speed Bi-CMOS Static RAM |
| CXK5B41020TM- | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:262144-word x 4-bit High Speed Bi-CMOS Static RAM |
| CXK5B41020TM-12 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:262144-word x 4-bit High Speed Bi-CMOS Static RAM |
| CXK5B81020J | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:131072-word ⅴ 8-bit High Speed Bi-CMOS Static RAM |
| CXK5B81020J/TM-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:131072-word x 8-bit High Speed Bi-CMOS Static RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。