- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD3204R (Sony Corporation) IEEE1394 LSI for D-STB, D-VHS, and DTV PDF資料下載
參數(shù)資料
| 型號： | CXD3204R |
| 廠商： | Sony Corporation |
| 英文描述： | IEEE1394 LSI for D-STB, D-VHS, and DTV |
| 中文描述： | IEEE1394連接大規(guī)模集成電路的D -機頂盒，數(shù)字錄像帶，和數(shù)字電視 |
| 文件頁數(shù)： | 1/2頁 |
| 文件大?。?/td> | 36K |
| 代理商： | CXD3204R |
PRELMNARY
logic
N
Re-synchronization for reception data for local
clock
N
Link-On packet recognition
N
DS link encode/decode
N
196.603MHz PLL
Revision 0.0 (5/22/99)
1
CXD3204R
IEEE1394 LSI for D-STB, D-VHS, and DTV
Description
The CXD3204R is an LSI integrating Link Layer and
Physical Layer conforming to the IEEE1394-1995 serial
bus standard on a single chip.
dedicated input interface and output interface, IEC958
audio stream I/O interface and output interface for D/A
converter as a data interface fo isochronous
communication. Also, a maximum 512 bytes of
asynchronous communication is possible.
Physical Layer provides two poarts for 1394 cable
interface, and supports transfer speed of
200/100Mbit/s. Also, this layer provides received packet
data regeneration repeat function, arbitration function
and bus initialization logic.
This LSI utilizes Apple Computer’s Fire Wire
technology.
Feature Summary
ì
ì
ì
Conforms to IEEE1394-1995 serial bus standard
Supports 100Mbps/200Mbps
Link layer
Supports DVB transport streams
Supports IEC958 audio stream
Built-in PID filter function
2-channel isochronous simultaneous
transmission/synchronous transmission and
reception
Supports DMA (2-channel) transfer using host
bus
Isochronous data inserted from asynchronous
data port
Built-in cipher circuit conforming to DTCP format
Large capacity FIFO
￥
Isochronous Transmit/Receive FIFO:
960 x 32-bit x 2
￥
Asynchronous Transmit FIFO: 132 x 33-bit
￥
Asynchronous Receive FIFO: 133 x 33-bit
CIP header automatic attachment/detection
Physical layer
Live wire detection function when port is
connected to operation node
Automatic shutdown function against stopport for
powersaving
Bus initialization and arbitration state machine
ì
Cable power reduction is detected with cable
power status
Supports configuration manager cable and power
class definition pin.
Independent 2-port TpBias
Application
ì
Digital interface for D-STB, D-VHS and DTV
Absolute Max. Ratings
(T
= 25
o
C, V
SS
= 0V)
Recommended Operating Conditions
ì
ì
ì
ì
ì
Supply voltage
Input voltage
Output voltage
Operating temperature
Storage temperature
V
V
V
T
T
DD
V
V
V
-20 ~ +75
-55 ~ +150
SS
-0.5 ~ +4.6
-0.5 ~ V
-0.5 ~ V
V
I
SS
DD
+0.5 V
+0.5 V
O
SS
DD
OPR
o
C
C
STG
o
ì
ì
Supply voltage
Operating temperature
V
T
DD
3.0 ~ 3.6
-20 ~ +75
V
o
OPR
C
176-pin LQFP (Plastic)
相關PDF資料 |
PDF描述 |
|---|---|
| CXD3220 | IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
| CXD3220R | IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
| CXD3300R | 10-bit 20MSPS Video A/D Converter |
| CXD3406GA | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance:+/- 2%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CXD3408 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3205R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller |
| CXD3220 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
| CXD3220R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
| CXD3300R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:10-bit 20MSPS Video A/D Converter |
| CXD3400 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:6-channel CCD Vertical Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。