參數(shù)資料
型號: CS8421-CZZ
廠商: Cirrus Logic Inc
文件頁數(shù): 8/17頁
文件大?。?/td> 0K
描述: IC SAMPLE RATE CONVERTER 20TSSOP
標準包裝: 74
類型: 采樣率轉(zhuǎn)換器
應用: CD-R,DAT,DVD,MD,VTR
安裝類型: 表面貼裝
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 20-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 759 (CN2011-ZH PDF)
配用: 598-1018-ND - BOARD EVAL FOR CS8421
其它名稱: 598-1126-5
16
DS641F6
CS8421
4. APPLICATIONS
The CS8421 is a 32-bit, high-performance, monolithic CMOS stereo asynchronous sample-rate converter.
The digital audio data is input and output through configurable 3-wire serial ports. The digital audio input/output ports
offer Left-Justified, Right-Justified, and IS serial audio formats. The CS8421 also supports a TDM Mode which al-
lows multiple channels of digital audio data on one serial line. A Bypass Mode allows the data to be passed directly
to the output port without sample rate conversion.
The CS8421 does not require a control port interface, helping to speed design time by not requiring the user to de-
velop software to configure the part. Pins that are sensed after reset allow the part to be configured. See “Reset,
Target applications include digital recording systems (DVD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mix-
ing consoles, high quality D/A, effects processors and computer audio systems.
Figure 5 and 6 show the supply and external connections to the CS8421.
4.1
Three-wire Serial Input/Output Audio Port
A 3-wire serial audio input/output port is provided. The interface format should be chosen to suit the attached device
through the MS_SEL, SAIF, and SAOF pins. Tables 1, 2, and 3 show the pin functions and their corresponding set-
tings. The following parameters are adjustable:
Master or Slave
Master clock (MCLK) frequencies of 128*Fsi/o, 256*Fsi/o, 384*Fsi/o, and 512*Fsi/o (Master Mode)
Audio data resolution of 16-, 20-, 24-, or 32-bits
Left- or Right-Justification of the data relative to left/right clock (LRCK) as well as IS
Figures 7, 8, and 9 show the input/output formats available.
In Master Mode, the left/right clock and the serial bit clock are outputs, derived from the XTI input pin master clock.
In Slave Mode, the left/right clock and the serial bit clock are inputs and may be asynchronous to the XTI master
clock. The left/right clock should be continuous, but the duty cycle can be less than 50% if enough serial clocks are
present in each phase to clock all of the data bits.
ISCLK is always set to 64*Fsi when the input is set to master. In normal operation, OSCLK is set to 64*Fso. In TDM
Slave Mode, OSCLK must operate at N*64*Fso, where N is the number of CS8421’s connected together. In TDM
Master Mode, OSCLK is set to 256*Fso
For more information about serial audio formats, refer to the Cirrus Logic applications note AN282, “The 2-Channel
Serial Audio Interface: A Tutorial”, available at www.cirrus.com.
相關PDF資料
PDF描述
CS8406-CZZ IC XMITTER DGTL 192KHZ 28TSSOP
ADAU1701JSTZ IC AUDIO PROC 2ADC/4DAC 48-LQFP
CS8416-CZZ IC RCVR DGTL 192KHZ 28TSSOP COMM
CS8416-CSZ IC RCVR DGTL 192KHZ 28SOIC COMM
AD1895AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
相關代理商/技術參數(shù)
參數(shù)描述
CS8421-CZZR 功能描述:音頻 DSP IC 32-Bit 192kHz Asynchron Stereo SRC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8421-DZZ 功能描述:音頻 DSP 32-Bit 192kHz Async Stereo SRC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8421-DZZR 功能描述:音頻 DSP IC 32-Bit 192kHz Asynchron Stereo SRC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
CS8421-ENZ 制造商:Cirrus Logic 功能描述:IC 32-BIT 192KHZ ASYNCHRONOUS STEREO SRC - Trays
CS8421-ENZR 制造商:Cirrus Logic 功能描述:IC 32-BIT 192KHZ ASYNCHRONOUS STEREO SRC - Tape and Reel