AC Electrical SpecificationsVCC = +5.0V 卤 10%, Includes " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� CS82C54Z
寤犲晢锛� Intersil
鏂囦欢闋佹暩(sh霉)锛� 17/22闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC OSC PROG TIMER 8MHZ 28PLCC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 37
椤炲瀷锛� 鍙法绋嬭▓鏅傚櫒
闋荤巼锛� 8MHz
闆绘簮闆诲锛� 4.5 V ~ 5.5 V
闆绘祦 - 闆绘簮锛� 10mA
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 28-LCC锛圝 褰㈠紩绶氾級
鍖呰锛� 绠′欢
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-PLCC锛�11.51x11.51锛�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
鐢�(ch菐n)鍝佺洰閷勯爜闈細 1236 (CN2011-ZH PDF)
4
82C54
AC Electrical SpecificationsVCC = +5.0V 卤 10%, Includes all Temperature Ranges
SYMBOL
PARAMETER
82C54
82C54-10
82C54-12
UNITS
TEST
CONDITIONS
MIN
MAX
MIN
MAX
MIN
MAX
READ CYCLE
(1)
TAR
Address Stable Before RD
30
-
25
-
25
-
ns
1
(2)
TSR
CS Stable Before RD
0-
ns
1
(3)
TRA
Address Hold Time After RD
0-
ns
1
(4)
TRR
RD Pulse Width
150
-
95
-
95
-
ns
1
(5)
TRD
Data Delay from RD
-
120
-
85
-
85
ns
1
(6)
TAD
Data Delay from Address
-
210
-
185
-
185
ns
1
(7)
TDF
RD to Data Floating
5
85
5
65
5
65
ns
2, Note 1
(8)
TRV
Command Recovery Time
200
-
165
-
165
-
ns
WRITE CYCLE
(9)
TAW
Address Stable Before WR
0-
ns
(10)
TSW
CS Stable Before WR
0-
ns
(11)
TWA
Address Hold Time After WR
0-
ns
(12)
TWW
WR Pulse Width
95
-
95
-
95
-
ns
(13)
TDW
Data Setup Time Before WR
140
-
95
-
95
-
ns
(14)
TWD
Data Hold Time After WR
25
-0
-
ns
(15)
TRV
Command Recovery Time
200
-
165
-
165
-
ns
CLOCK AND GATE
(16)
TCLK
Clock Period
125
DC
100
DC
80
DC
ns
1
(17)
TPWH
High Pulse Width
60
-
30
-
30
-
ns
1
(18)
TPWL
Low Pulse Width
60
-
40
-
30
-
ns
1
(19)
TR
Clock Rise Time
-
25
-
25
-
25
ns
(20)
TF
Clock Fall Time
-
25
-
25
-
25
ns
(21)
TGW
Gate Width High
50
-
50
-
50
-
ns
1
(22)
TGL
Gate Width Low
50
-
50
-
50
-
ns
1
(23)
TGS
Gate Setup Time to CLK
50
-
40
-
40
-
ns
1
(24)
TGH
Gate Hold Time After CLK
50
-
50
-
50
-
ns
1
(25)
TOD
Output Delay from CLK
-
150
-
100
-
100
ns
1
(26)
TODG
Output Delay from Gate
-
120
-
100
-
100
ns
1
(27)
TWO
OUT Delay from Mode Write
-
260
-
240
-
240
ns
1
(28)
TWC
CLK Delay for Loading
0
55
0
55
0
55
ns
1
(29)
TWG
Gate Delay for Sampling
-5
40
-5
40
-5
40
ns
1
(30)
TCL
CLK Setup for Count Latch
-40
40
-40
40
-40
40
ns
1
NOTE:
1. Not tested, but characterized at initial design and at major process/design changes.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MAX127AEAI+ IC DAS 12BIT 2-WIRE 28-SSOP
MAX197BEWI+ IC DAS 12BIT SNGL 28-SOIC
LTC1296BCSW#PBF IC DATA ACQ SYSTEM 12BIT 20-SOIC
AD7890ARZ-4 IC DAS 12BIT 8CH 24SOIC
MAX1270AEAI+ IC ADC 12BIT SERIAL 28-SSOP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
CS82C54Z 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:CMOS PROGRAMMABLE INTERVAL TIMER 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:CMOS, PROGRAMMABLE INTERVAL TIMER
CS82C54Z 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:Package/Case:28-PLCC
CS82C54Z96 鍔熻兘鎻忚堪:瑷堟檪鍣ㄥ拰鏀寔鐢�(ch菐n)鍝� PERIPH PRG-CNTR 5V 8MHZ 28PLCC COM RoHS:鍚� 鍒堕€犲晢:Micrel 椤炲瀷:Standard 灏佽 / 绠遍珨:SOT-23 鍏�(n猫i)閮ㄥ畾鏅傚櫒鏁�(sh霉)閲�:1 闆绘簮闆诲-鏈€澶�:18 V 闆绘簮闆诲-鏈€灏�:2.7 V 鏈€澶у姛鐜囪€楁暎: 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽:Reel
CS82C54Z96S2463 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:
CS82C55A 鍔熻兘鎻忚堪:澶栧湇椹�(q奴)鍕曞櫒鑸囧師浠� - PCI PERIPH PRG-I/O 5V 8MHZ 44PLCC COM RoHS:鍚� 鍒堕€犲晢:PLX Technology 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FCBGA-1156 灏佽:Tray
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳