- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10680 > CS5341-CZZ (Cirrus Logic Inc)IC ADC AUD 105DB 200KHZ 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS5341-CZZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 9/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC AUD 105DB 200KHZ 16-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1545-ND - BOARD EVAL FOR CS5341 STEREO ADC |
| 其它名稱： | 598-1082-5 |
DS564F2
17
CS5341
Confidential Draft
3/11/08
4.2.3
Master Clock
The CS5341 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters.
There is also an internal MCLK divider which is automatically activated based on the speed mode and
frequency of the MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required.
Table 4 lists some common audio output sample rates and the required MCLK frequency. Please note
that not all of the listed sample rates are supported when operating with a fast MCLK (512x, 256x, 128x
for Single-, Double-, and Quad-Speed Modes, respectively).
4.3
Serial Audio Interface
The CS5341 supports both IS and Left-Justified serial audio formats. Upon start-up, the CS5341 will detect
the logic level on SDOUT (pin 4). A 10 k
pull-up to VL is needed to select IS format, and a 10 k pull-
down to GND is needed to select Left-Justified format. Figures 19 and 20 illustrate the IS and Left-Justified
audio formats. Please see Figures 13 through 16, for more information on the required timing for the two
serial audio interface formats. Also see Application Note AN282 for a detailed discussion of the serial audio
interface formats.
Single-Speed Mode
Double-Speed Mode
Quad-Speed Mode
MCLK/LRCK Ratio
256x, 512x
128x, 256x
64x*,128x
* Quad Speed, 64x only available in Master Mode.
Table 3. Master Clock (MCLK) Ratios
SAMPLE RATE (kHz)
MCLK (MHz)
32
8.192
44.1
11.2896
22.5792
48
12.288
24.576
64
8.192
88.2
11.2896
22.5792
96
12.288
24.576
192
12.288
24.576
Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates
SD A T A
2 3 2 2
8
7
23 22
SCLK
LR C K
23 2 2
65
43
21
0
87
65
43
21
0
9
Left C hann el
R igh t C h a nne l
Figure 19. IS Serial Audio Interface
SD AT A
2 3 2 2
7
6
23 2 2
SC L K
L RCK
23 22
54
32
10
8
76
54
32
10
8
9
Le ft C h a n nel
R igh t C h annel
Figure 20. Left-Justified Serial Audio Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JWL-MY-F1 | CONVERTER MOD DC/DC 28V 50W |
| LT6700MPDCB-2#TRMPBF | IC COMP DUAL 400MV REF 6-DFN |
| VI-B24-MY-B1 | CONVERTER MOD DC/DC 48V 50W |
| VE-JWH-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| AD7327BRUZ | IC ADC 12BIT+ SAR 8CHAN 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5341-CZZR | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC IC 105dB 192 kHz Multi-bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| CS5341-DZZ | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 105dB 192 kHz Multi-Bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| CS5341-DZZR | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC IC 105dB 192 kHz Multi-bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| CS5342 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, MULTI-BIT AUDIO A/D CONVERTER |
| CS5342_06 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, Multi-bit Audio A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。