- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS5340-DZZR (Cirrus Logic Inc)IC ADC AUD 101DB 200KHZ 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS5340-DZZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 8/22頁 |
| 文件大小： | 0K |
| 描述： | IC ADC AUD 101DB 200KHZ 16-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 4,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，單極 |
| 配用： | 598-1544-ND - BOARD EVAL FOR CS5340 STEREO ADC |
16
DS601F2
CS5340
Confidential Draft
3/11/08
4.2.1
Operation as a Clock Master
As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally de-
rived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as
shown in Figure 18.
4.2.2
Operation as a Clock Slave with Auto-Detect
LRCK and SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be
synchronously derived from the master clock and must be equal to Fs. It is also recommended that the
serial clock be synchronously derived from the master clock and be equal to 64x Fs to maximize system
performance.
A unique feature of the CS5340 is the automatic selection of either Single-, Double- or Quad-Speed mode
when operating as a clock slave. The auto-mode select feature negates the need to configure the Mode
pins to correspond to the desired mode. The auto-mode selection feature supports all standard audio
sample rates from 2 to 200 kHz. However, there are ranges of non-standard audio sample rates that are
not supported when operating with a fast MCLK (512x, 256x, 128x for Single-, Double-, and Quad-Speed
Modes, respectively). Please refer to Table for supported sample rate ranges.
÷ 128
÷ 256
÷ 64
M0
M1
LRCK Output
(Equal to Fs)
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 2
÷ 4
÷ 1
SCLK Output
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 2
÷ 1
0
1
MCLK
Auto-Select
Figure 18. CS5340 Master Mode Clocking
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5341-DZZ | IC ADC AUD 105DB 200KHZ 16-TSSOP |
| CS5342-CZZ | IC ADC AUD 105DB 200KHZ 16-TSSOP |
| CS5345-CQZ | IC ADC AUD 104DB 200KHZ 48-LQFP |
| CS5345-DQZ | IC ADC AUD 104DB 200KHZ 48-LQFP |
| CS5346-CQZR | IC ADC AUD 103DB 200KHZ 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5341 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, Multi-Bit Audio A/D Converter |
| CS5341_06 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, Multi-Bit Audio A/D Converter |
| CS5341_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, Multi-Bit Audio A/D Converter |
| CS5341-CZZ | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 105dB 192 kHz Multi-Bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| CS5341-CZZR | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC IC 105dB 192 kHz Multi-bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。