參數(shù)資料
型號(hào)： CS4354-CSZ
廠商： CIRRUS LOGIC INC
元件分類： DAC
中文描述： SERIAL INPUT LOADING, 24-BIT DAC, PDSO14
封裝： 0.150 INCH, LEAD FREE, MS-012, SOIC-14
文件頁(yè)數(shù)： 10/26頁(yè)
文件大?。?/td> 414K
代理商： CS4354-CSZ
18
DS895PP1
CS4354
4.9
Recommended Operational Sequences
The following sequences are recommended for minimal pops and clicks when transitioning between differ-
ent states of operation.
4.9.1
Power-Up
1.
Turn on power supplies.
2.
Wait for power supply voltages to stabilize.
3.
Apply the serial port clocks and data.
Provide the correct MCLK, LRCK, and SCLK (only in External Serial Clock Mode); please refer to
Section 4.4 on page 14 for common clock frequencies in the External Serial Clock Mode, and
supported modes in the Internal Serial Clock Mode. The sequence will complete and audio will be
output from the AOUTx pins within 50 ms after valid clocks are applied.
4.9.2
Power-Down
1.
Stop LRCK.
2.
Wait 5 ms.
3.
Stop MCLK without applying any glitched pulses to the MCLK pin.
A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum MCLK
signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may
occur on the analog outputs if the MCLK signal duty cycle specification is violated when the MCLK
signal is removed during normal operation; see “Switching Specifications - Serial Audio Interface” on
4.
Turn off power supplies.
4.9.3
Sample Rate Change
1.
Stop LRCK.
2.
Wait 5 ms.
3.
Stop MCLK without applying any glitched pulses to the MCLK pin.
A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum MCLK
signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may
occur on the analog outputs if the MCLK signal duty cycle specification is violated when the MCLK
signal is removed during normal operation; see “Switching Specifications - Serial Audio Interface” on
4.
Wait 2 ms.
This wait time is dictated by the discharge time of the recommended 2.2 F FILT+ capacitor (see
“Typical Connection Diagram” on page 12). Higher capacitance values will require longer wait times.
5.
Apply the serial port clocks and data.
Provide the correct MCLK, LRCK, and SCLK (only in External Serial Clock Mode); please refer to
Section 4.4 on page 14 for common clock frequencies in the External Serial Clock Mode, and
supported modes in the Internal Serial Clock Mode. The sequence will complete and audio will be
output from the AOUTx pins within 50 ms after valid clocks are applied.
4.10
Grounding and Power Supply Arrangements
As with any high-resolution converter, the CS4354 requires careful attention to power supply and grounding
arrangements if its potential performance is to be realized. The “Typical Connection Diagram” on page 12
相關(guān)PDF資料
PDF描述
CS47028C-DQZ
CS47048C-CQZ
CS47024C-CQZ
CS47048C-DQZ
CS47028C-CQZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4354-CSZR 制造商:Cirrus Logic 功能描述:5V DAC W/ 2VRMS LINE DRIVER - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC 制造商:Cirrus Logic 功能描述:IC DAC 24BIT SRL 14SOIC
CS4355-CSZ 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Bulk 制造商:Cirrus Logic 功能描述:DAC
CS4355-CSZR 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC
CS4-36 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
CS4360 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 192 kHz 6 Channel D/A Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*