- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8996 > CS4351-CZZ (Cirrus Logic Inc)IC DAC STER 112DB 192KHZ 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | CS4351-CZZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 11/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 112DB 192KHZ 20TSSOP |
| 標準包裝： | 74 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 354mW |
| 工作溫度： | -10°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | 192k |
| 產品目錄頁面： | 756 (CN2011-ZH PDF) |
| 配用： | 598-1152-ND - BOARD EVAL FOR CS4351 DAC |
| 其它名稱： | 598-1055-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
DS566F1
19
CS4351
4.6.2
Power-Down
To prevent audible transients at power-down, the device must first enter its power-down state. When this
occurs, audio output ceases and the internal output buffers are disconnected from AOUTA and AOUTB.
In their place, a soft-start current sink is substituted which allows the DC-blocking capacitors to slowly dis-
charge. Once this charge is dissipated, the power to the device may be turned off and the system is ready
for the next power-on.
4.6.3
Discharge Time
To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge be-
fore turning on the power or exiting the power-down state. If full discharge does not occur, a transient will
occur when the audio outputs are initially clamped to GND. The time that the device must remain in the
power-down state is related to the value of the DC-blocking capacitance and the output load. For example,
with a 3.3 F capacitor, the minimum power-down time will be approximately 0.4 seconds.
4.7
Mute Control
The Mute Control pins go active during power-up initialization, reset, muting (see Section 6.4.3), or if the
MCLK to LRCK ratio is incorrect. These pins are intended to be used as control for external mute circuits to
prevent the clicks and pops that can occur in any single-ended single supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute min-
imum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer
to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit.
Please see the “Typical Connection Diagram” on page 14 for a suggested mute circuit for single supply sys-
tems. This FET circuit must be placed in series after the RC filter, otherwise noise may occur during muting
conditions. Further ESD protection will need to be taken into consideration for the FET used. If dual supplies
are available, the BJT mute circuit from Figure 12 in the CS4398 datasheet (active Low) may be used.
4.8
Grounding and Power Supply Arrangements
As with any high resolution converter, the CS4351 requires careful attention to power supply and grounding
arrangements if its potential performance is to be realized. Figure 4 shows the recommended power ar-
rangements, with VA_H, VA, VD, and VL connected to clean supplies. If the ground planes are split between
digital ground and analog ground, the GND pins of the CS4351 should be connected to the analog ground
plane.
All signals, especially clocks, should be kept away from the VBIAS and VQ pins in order to avoid unwanted
coupling into the DAC.
4.8.1
Capacitor Placement
Decoupling capacitors should be placed as close to the DAC as possible, with the low value ceramic ca-
pacitor being the closest. To further minimize impedance, these capacitors should be located on the same
layer as the DAC. If desired, all supply pins may be connected to the same supply, but a decoupling ca-
pacitor should still be placed on each supply pin.
Note:
All decoupling capacitors should be referenced to analog ground.
The CDB4351 evaluation board demonstrates the optimum layout and power supply arrangements.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-BTZ-MX-F3 | CONVERTER MOD DC/DC 2V 30W |
| VE-BNL-MV-F4 | CONVERTER MOD DC/DC 28V 150W |
| VE-J41-MZ-F1 | CONVERTER MOD DC/DC 12V 25W |
| VI-JTN-MZ-F4 | CONVERTER MOD DC/DC 18.5V 25W |
| ICS843022AGI-48LFT | IC CLK SYNTHESIZER LVPECL 8TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS4351-CZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包裝:管件 零件狀態(tài):上次購買時間 類型:DAC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:SPI 電壓源:模擬和數(shù)字 電壓 - 電源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作溫度:-10°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:20-TSSOP 標準包裝:74 |
| CS4351-CZZR | 功能描述:數(shù)模轉換器- DAC IC 112dB 24B 192kHz Str DAC w/Ln Drvr RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4351-CZZR/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包裝:帶卷（TR） 零件狀態(tài):上次購買時間 類型:DAC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:SPI 電壓源:模擬和數(shù)字 電壓 - 電源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作溫度:-10°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:20-TSSOP 標準包裝:4,000 |
| CS4351-DZZ | 功能描述:數(shù)模轉換器- DAC Stereo DAC w/Ln Drvr 24-Bit 192kHz 112dB RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4351-DZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包裝:管件 零件狀態(tài):上次購買時間 類型:DAC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:SPI 電壓源:模擬和數(shù)字 電壓 - 電源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:20-TSSOP 標準包裝:74 |
發(fā)布緊急采購，3分鐘左右您將得到回復。