參數(shù)資料
型號： CS42L51-DNZ
廠商： Cirrus Logic Inc
文件頁數(shù)： 32/43頁
文件大小： 0K
描述： IC CODEC STEREO W/HDPN AMP 32QFN
標準包裝： 60
類型： 立體聲音頻
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 是
動態(tài)范圍，標準 ADC / DAC (db)： 98 / 98
電壓 - 電源，模擬： 1.8V，2.5V
電壓 - 電源，數(shù)字： 1.8V，2.5V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-QFN
供應商設備封裝： 32-QFN 裸露焊盤（5x5）
包裝： 托盤
產(chǎn)品目錄頁面： 754 (CN2011-ZH PDF)
配用： 598-1005-ND - BOARD EVAL FOR CS42L51 CODEC
其它名稱： 598-1627
38
DS679F1
CS42L51
4.4.8
On-Chip Charge Pump
An on-chip charge pump derives a negative supply voltage from the VA_HP supply. This provides dual
rail supplies allowing a full-scale output swing centered around ground and eliminates the need for large,
DC-blocking capacitors. Added benefits include greater pop suppression and improved low frequency
(bass) response.
Note: Series resistance in the path of the power supplies must be avoided. Any voltage
drop on the VA_HP supply will directly impact the derived negative voltage on the charge pump supply,
VSS_HP, and may result in clipping.
The FLYN and FLYP pins connect to internal switches that charges and discharges the external capacitor
attached, at a default switching frequency. This frequency may be adjusted in the control port registers.
Increasing the charge-pumping capacitor will slightly decease the pumping frequency. The capacitor con-
nected to VSS_HP acts as a charge reservoir for the negative supply as well as a filter for the ripple in-
duced by the charge pump. Increasing this capacitor will decrease the ripple on VSS_HP. Refer to the
typical connection diagrams in Figure 1 on page 10 or Figure 2 on page 11 for the recommended capacitor
values for the charge pump circuitry.
4.5
Serial Port Clocking
The CODEC serial audio interface port operates either as a slave or master. It accepts externally generated
clocks in slave mode and will generate synchronous clocks derived from an input master clock (MCLK) in
master mode.
The frequency of the MCLK must be an integer multiple of, and synchronous with, the system sample rate,
Fs. The LRCK frequency is equal to Fs, the frequency at which audio samples for each channel are clocked
into or out of the device.
The SPEED and MCLKDIV2 software control bits or the SDOUT/(M/S) and MCLKDIV2 stand-alone control
pins, configure the device to generate the proper clocks in Master Mode and receive the proper clocks in
Slave Mode. The value on the SDOUT pin is latched immediately after powering up in Hardware Mode.
Software
Controls:
Software
Control:
Hardware
Control:
Pin
Setting
Selection
“SDOUT, M/S” pin 29
47 k
Pull-down
Slave
47 k
Pull-up
Master
LO
No Divide
HI
MCLK is divided by 2 prior
to all internal circuitry.
相關PDF資料
PDF描述
CS42L55-DNZR IC CODEC STER H-HDPN AMP 36-QFN
CS42L73-CWZR IC CODEC AUDIO TELEPHONY 64WLCSP
CS47028B-DQZR IC AUDIO SOC SGL 32BIT 100-LQFP
CS48DV2A-DQZR IC DSP AUDIO 32BIT 2CH 48-LQFP
CS48DV2B-DQZR IC DSP AUDIO 32BIT 2CH 48-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
CS42L51-DNZR 功能描述:接口—CODEC IC LV Stereo Codec F Digital Audio Apps RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L52 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps
CS42L52_08 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps
CS42L52-CNZ 功能描述:接口—CODEC Low Power Stereo CODEC w/ HP+Spkr Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L52-CNZ/B1 制造商:Cirrus Logic 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*