- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366891 > CR16MCS9VJE8 Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | CR16MCS9VJE8 |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 30/157頁(yè) |
| 文件大?。?/td> | 1256K |
| 代理商： | CR16MCS9VJE8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
www.national.com
30
When BOOTAREA has any value other than 7F
16
, then the
memory at 0 to (BOOTAREA￥128)+15 is considered as user
boot ROM area and is write protected. When it has a value of
7F
16
, then there is no user boot ROM area to be write pro-
tected
9.4.8
Flash Program Memory Control Register 2
(FLCTRL2)
The FLCTRL2 register is a read-only word-wide register. The
value of this register is loaded from memory addresses
E5FC
16
and E5FE
16
when the chip comes out of reset. When
the device starts execution, the EMPTY bit indicates whether
the flash EEPROM program memory is empty of not, and se-
lects the chip to be in IRE or ISP environment if the external
environment pins are all high. The CODEAREA field defines
a user code area to be write protected. The Flash EEPROM
Program Memory Control Register 2 format is shown below:
15
13 12
EMPTY
Reserved
EMPTY
When the bits are either 011
2
, 101
2
, 110
2
, or
111
2
, and if the device’s environment select
pins are all high, the device will come out of re-
set in ISP environment instead of IRE environ-
ment.
CODEAREA When it has any value other than 3FF
16
, then
the memory (CODEAREA￥128) to 1FFFF
16
is
considered as user code area and is write pro-
tected. When it has a value of 3FF
16
, then there
is no code protection area to be write protect-
ed.
9.4.9
Flash Program Memory Security Register
(FLSEC)
The FLSEC register is a read-only byte-wide register. When
the chip comes out of reset, the value of this register is load-
ed from memory address E5FF
16
. The FROMRD and
FROMWR field control the read and write security of the flash
EEPROM program memory respectively. The Flash EE-
PROM Program Memory Security register format is shown
below:
7
4 3
FROMWR
0000, 0001, 0010, 0100, 1000: Security feature enabled
0011, 0101, 011x, 1001, 101x, 11xx: Security feature disabled
FROMRD
When read security feature is enabled, the
flash EEPROM program memory can only be
read in IRE environment, but will return 0000
16
in other environments; also, erase to odd num-
bered bytes from address E5F9
16
to E5FF
16
and mass erase to ISP and flash EEPROM
data memory array are ignored unless PADX is
activated (see security override below).
FROMWR
Unless PADX is activated (see override below),
when write security feature is enabled, all fur-
ther writes and erases to flash EEPROM pro-
gram memory, erase to odd numbered bytes
from address E5F9
16
to E5FF
16
, and mass
erase to ISP and flash EEPROM data memory
array are ignored.
9.4.10
The In-System-Programming Memory Write Key (ISPKEY)
register is a byte-wide, write-only register. It contains the en-
able key to enable writes to ISP flash EEPROM program
memory. A value of 6A
16
must be written to this register im-
mediately preceding every write to the ISP flash EEPROM
program memory for the flash write operation to proceed,
otherwise any other write operation will clear the key (the
only exception is that the subsequent write is another write to
this key register with the proper key, in which case the key is
still set). A read always returns FF
16
. Engineering note: on
reset, the write enable status that is generated as a result of
a write to this key register is cleared. The ISP Memory Write
Key register format is shown below:
ISP Memory Write Key Register (ISPKEY)
ISPKYVAL is the ISP Flash Program Memory Write Enable
Key Value.
10 9
0
CODEAREA
0
FROMRD
7
0
ISPKYVAL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16MCS9VJE8Y | Microcontroller |
| CR16MCT5VJE7Y | Microcontroller |
| CR16HCS5VJE8 | Microcontroller |
| CR16HCS9VJE7Y | Microcontroller |
| CR16HCS9VJE8Y | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16MCS9VJE8/NOPB | 功能描述:16位微控制器 - MCU RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線(xiàn)寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| CR16MCS9VJE80 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16MCS9VJE81 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16MCS9VJE82 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16MCS9VJE83 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。