- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8943 > CP82C84AZ (Intersil)IC CLK GEN 5V 25MHZ 18-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | CP82C84AZ |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 9/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN 5V 25MHZ 18-DIP |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 類(lèi)型： | 時(shí)鐘發(fā)生器，時(shí)鐘同步器，扇出配送 |
| PLL： | 無(wú) |
| 輸入： | TTL |
| 輸出： | TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 25MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 通孔 |
| 封裝/外殼： | 18-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 18-PDIP |
| 包裝： | 管件 |
7
FN2974.3
December 6, 2005
AC Electrical Specifications VCC = +5V± 10%,
TA = 0
oC to +70oC (C82C84A),
TA = -40
oC to +85oC (I82C84A),
TA = -55
oC to +125oC (M82C84A)
SYMBOL
PARAMETER
LIMITS
UNITS
(NOTE 1)
TEST
CONDITIONS
MIN
MAX
TIMING REQUIREMENTS
(1)
TEHEL
External Frequency HIGH Time
13
-
ns
90%-90% VIN
(2)
TELEH
External Frequency LOW Time
13
-
ns
10%-10% VIN
(3)
TELEL
EFI Period
36
-
ns
XTAL Frequency
2.4
25
MHz
Note 2
(4)
TR2VCL
RDY1, RDY2 Active Setup to CLK
35
-
ns
ASYNC = HIGH
(5)
TR1VCH
RDY1, RDY2 Active Setup to CLK
35
-
ns
ASYNC = LOW
(6)
TR1VCL
RDY1, RDY2 Inactive Setup to CLK
35
-
ns
(7)
TCLR1X
RDY1, RDY2 Hold to CLK
0
-
ns
(8)
TAYVCL
ASYNC Setup to CLK
50
-
ns
(9)
TCLAYX
ASYNC Hold to CLK
0
-
ns
(10)
TA1VR1V
AEN1, AEN2 Setup to RDY1, RDY2
15
-
ns
(11)
TCLA1X
AEN1, AEN2 Hold to CLK
0
-
ns
(12)
TYHEH
CSYNC Setup to EFI
20
-
ns
(13)
TEHYL
CSYNC Hold to EFI
20
-
ns
(14)
TYHYL
CSYNC Width
2 TELEL
-
ns
(15)
TI1HCL
RES Setup to CLK
65
-
ns
Note 3
(16)
TCLI1H
RES Hold to CLK
20
-
ns
Note 3
TIMING RESPONSES
(17)
TCLCL
CLK Cycle Period
125
-
ns
Note 6
(18)
TCHCL
CLK HIGH Time
(1/3 TCLCL) +2.0
-
ns
Note 6
(19)
TCLCH
CLK LOW Time
(2/3 TCLCL) -15.0
-
ns
Note 6
(20)
(21)
TCH1CH2
TCL2CL1
CLK Rise or Fall Time
-
10
ns
1.0V to 3.0V
(22)
TPHPL
PCLK HIGH Time
TCLCL-20
-
ns
Note 6
(23)
TPLPH
PCLK LOW Time
TCLCL-20
-
ns
Note 6
(24)
TRYLCL
Ready Inactive to CLK (See Note 4)
-8
-
ns
Note 4
(25)
TRYHCH
Ready Active to CLK (See Note 3)
(2/3 TCLCL) -15.0
-
ns
Note 5
(26)
TCLIL
CLK to Reset Delay
-
40
ns
(27)
TCLPH
CLK to PCLK HIGH Delay
-
22
ns
(28)
TCLPL
CLK to PCLK LOW Delay
-
22
ns
(29)
TOLCH
OSC to CLK HIGH Delay
-5
22
ns
(30)
TOLCL
OSC to CLK LOW Delay
2
35
ns
NOTES:
1. Tested as follows: f = 2.4MHz, VIH = 2.6V, VIL = 0.4V, CL = 50pF, VOH ≥ 1.5V, VOL ≤ 1.5V, unless otherwise specified. RES and F/C must switch
between 0.4V and VCC -0.4V. Input rise and fall times driven at 1ns/V. VIL ≤ VIL (max) - 0.4V for CSYNC pin. VCC = 4.5V and 5.5V.
2. Tested using EFI or X1 input pin.
3. Setup and hold necessary only to guarantee recognition at next clock.
4. Applies only to T2 states.
5. Applies only to T3 TW states.
6. Tested with EFI input frequency = 4.2MHz.
82C84A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27474T24F2S | CONN RCPT 100POS JAM NUT W/SCKT |
| MS3450W32-7SZ | CONN RCPT 35POS WALL MNT W/SCKT |
| VI-J0R-MZ-F3 | CONVERTER MOD DC/DC 7.5V 25W |
| VI-J0P-MZ-F3 | CONVERTER MOD DC/DC 13.8V 25W |
| VI-J0N-MZ-F3 | CONVERTER MOD DC/DC 18.5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CP82C86H | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Octal Bus Transceiver |
| CP82C86H-5 | 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述: |
| CP82C86HS2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: |
| CP82C87H | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
| CP82C87H-5 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。