- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379973 > COP8SGR044V7 (National Semiconductor Corporation) LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 PDF資料下載
參數(shù)資料
| 型號： | COP8SGR044V7 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
| 中文描述： | 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內存，2個比較器和USART |
| 文件頁數(shù)： | 47/62頁 |
| 文件大?。?/td> | 913K |
| 代理商： | COP8SGR044V7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
14.0 Instruction Set
14.1 INTRODUCTION
This section defines the instruction set of the COP8 Family
members. It contains information about the instruction set
features, addressing modes and types.
14.2 INSTRUCTION FEATURES
The strength of the instruction set is based on the following
features:
Mostly single-byte opcode instructions minimize program
size.
One instruction cycle for the majority of single-byte in-
structions to minimize program execution time.
Many single-byte, multiple function instructions such as
DRSZ.
Three memory mapped pointers: two for register indirect
addressing, and one for the software stack.
Sixteen memory mapped registers that allow an opti-
mized implementation of certain instructions.
Ability to set, reset, and test any individual bit in data
memory address space, including the memory-mapped
I/O ports and registers.
Register-Indirect LOAD and EXCHANGE instructions
with optional automatic post-incrementing or decrement-
ing of the register pointer. This allows for greater effi-
ciency (both in cycle time and program code) in loading,
walking across and processing fields in data memory.
Unique instructions to optimize program size and
throughput efficiency. Some of these instructions are
DRSZ, IFBNE, DCOR, RETSK, VIS and RRC.
14.3 ADDRESSING MODES
The instruction set offers a variety of methods for specifying
memory addresses. Each method is called an addressing
mode. These modes are classified into two categories: op-
erand addressing modes and transfer-of-control addressing
modes. Operand addressing modes are the various meth-
ods of specifying an address for accessing (reading or writ-
ing) data. Transfer-of-control addressing modes are used in
conjunction with jump instructions to control the execution
sequence of the software program.
14.3.1 Operand Addressing Modes
The operand of an instruction specifies what memory loca-
tion is to be affected by that instruction. Several different
operand addressing modes are available, allowing memory
locations to be specified in a variety of ways. An instruction
can specify an address directly by supplying the specific
address, or indirectly by specifying a register pointer. The
contents of the register (or in some cases, two registers)
point to the desired memory location. In the immediate
mode, the data byte to be used is contained in the instruction
itself.
Each addressing mode has its own advantages and disad-
vantages with respect to flexibility, execution speed, and
program compactness. Not all modes are available with all
instructions. The Load (LD) instruction offers the largest
number of addressing modes.
The available addressing modes are:
Direct
Register B or X Indirect
Register
B
or
Decrementing
Immediate
Immediate Short
Indirect from Program Memory
The addressing modes are described below. Each descrip-
tion includes an example of an assembly language instruc-
tion using the described addressing mode.
Direct.
The memory address is specified directly as a byte in
the instruction. In assembly language, the direct address is
written as a numerical value (or a label that has been defined
elsewhere in the program as a numerical value).
Example: Load Accumulator Memory Direct
LD A,05
X
Indirect
with
Post-Incrementing/
Reg/Data
Memory
Accumulator
Memory Location
0005 Hex
Contents
Before
XX Hex
A6 Hex
Contents
After
A6 Hex
A6 Hex
Register B or X Indirect.
The memory address is specified
by the contents of the B Register or X register (pointer
register). In assembly language, the notation [B] or [X] speci-
fies which register serves as the pointer.
Example: Exchange Memory with Accumulator, B Indirect
X A,[B]
Reg/Data
Memory
Accumulator
Memory Location
0005 Hex
B Pointer
Contents
Before
01 Hex
87 Hex
Contents
After
87 Hex
01 Hex
05 Hex
05 Hex
Register
Decrementing.
The relevant memory address is specified
by the contents of the B Register or X register (pointer
register). The pointer register is automatically incremented
or decremented after execution, allowing easy manipulation
of memory blocks with software loops. In assembly lan-
guage, the notation [B+], [B], [X+], or [X] specifies which
register serves as the pointer, and whether the pointer is to
be incremented or decremented.
Example: Exchange Memory with Accumulator, B Indirect
with Post-Increment
X A,[B+]
B
or
X
Indirect
with
Post-Incrementing/
Reg/Data
Memory
Accumulator
Memory Location
0005 Hex
B Pointer
Contents
Before
03 Hex
62 Hex
Contents
After
62 Hex
03 Hex
05 Hex
06 Hex
Intermediate.
The data for the operation follows the instruc-
tion opcode in program memory. In assembly language, the
number sign character (
#
) indicates an immediate operand.
C
www.national.com
47
相關PDF資料 |
PDF描述 |
|---|---|
| COP8SGR044V8 | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
| COP8SGR044V9 | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
| COP8SGR0DIE3 | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
| COP8SGR0DIE6 | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
| COP8SGR0DIE7 | LP3984 Micropower, 150mA Ultra Low-Dropout CMOS Voltage Regulator in Subminiature 4-I/O micro SMD Package; Package: MICRO SMD; No of Pins: 4 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| COP8SGR728M7 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8SGR728M7/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8SGR728M8 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8SGR728M8/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| COP8SGR728N8 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。