- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11751 > CMP82C55AZ (Intersil)IC PROG PERIPHERAL INTFC 40-PDIP PDF資料下載
參數(shù)資料
| 型號： | CMP82C55AZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 21/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROG PERIPHERAL INTFC 40-PDIP |
| 標(biāo)準(zhǔn)包裝： | 99 |
| 接口： | 總線 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-DIP |
| 包裝： | 管件 |
| 安裝類型： | 通孔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁
4
FN6140.2
June 15, 2006
Functional Description
Data Bus Buffer
This three-state bidirectional 8-bit buffer is used to interface
the 82C55A to the system data bus. Data is transmitted or
received by the buffer upon execution of input or output
instructions by the CPU. Control words and status
information are also transferred through the data bus buffer.
Read/Write and Control Logic
The function of this block is to manage all of the internal and
external transfers of both Data and Control or Status words.
It accepts inputs from the CPU Address and Control busses
and in turn, issues commands to both of the Control Groups.
(CS) Chip Select. A “l(fā)ow” on this input pin enables the
communication between the 82C55A and the CPU.
(RD) Read. A “l(fā)ow” on this input pin enables 82C55A to send
the data or status information to the CPU on the data bus. In
essence, it allows the CPU to “read from” the 82C55A.
(WR) Write. A “l(fā)ow” on this input pin enables the CPU to
write data or control words into the 82C55A.
(A0 and A1) Port Select 0 and Port Select 1. These input
signals, in conjunction with the RD and WR inputs, control
the selection of one of the three ports or the control word
register. They are normally connected to the least significant
bits of the address bus (A0 and A1).
(RESET) Reset. A “high” on this input initializes the control
register to 9Bh and all ports (A, B, C) are set to the input
mode.
Group A and Group B Controls
The functional configuration of each port is programmed by
the systems software. In essence, the CPU “outputs” a
control word to the 82C55A. The control word contains
information such as “mode”, “bit set”, “bit reset”, etc., that
initializes the functional configuration of the 82C55A.
Each of the Control blocks (Group A and Group B) accepts
“commands” from the Read/Write Control logic, receives
“control words” from the internal data bus and issues the
proper commands to its associated ports.
Control Group A - Port A and Port C upper (C7 - C4)
Control Group B - Port B and Port C lower (C3 - C0)
The control word register can be both written and read as
shown in the “Basic Operation” table. Figure 4 shows the
control word format for both Read and Write operations.
When the control word is read, bit D7 will always be a logic
“1”, as this implies control word mode information.
Ports A, B, and C
The 82C55A contains three 8-bit ports (A, B, and C). All can
be configured to a wide variety of functional characteristics
by the system software but each has its own special features
or “personality” to further enhance the power and flexibility of
the 82C55A.
Port A One 8-bit data output latch/buffer and one 8-bit data
input latch.
Port B One 8-bit data input/output latch/buffer and one 8-bit
data input buffer.
Port C One 8-bit data output latch/buffer and one 8-bit data
input buffer (no latch for input). This port can be divided into
two 4-bit ports under the mode control. Each 4-bit port contains
a 4-bit latch and it can be used for the control signal output and
status signal inputs in conjunction with ports A and B.
82C55A BASIC OPERATION
A1
A0
RD
WR
CS
INPUT OPERATION
(READ)
00010
Port A
→ Data Bus
01010
Port B
→ Data Bus
10010
Port C
→ Data Bus
11010
Control Word
→ Data Bus
OUTPUT OPERATION
(WRITE)
00100
Data Bus
→ Port A
01100
Data Bus
→ Port B
10100
Data Bus
→ Port C
11100
Data Bus
→ Control
DISABLE FUNCTION
XXXX
1
Data Bus
→ Three-State
X
110
Data Bus
→ Three-State
FIGURE 2. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER,
READ/WRITE, GROUP A & B CONTROL LOGIC
FUNCTIONS
GROUP A
PORT A
(8)
GROUP A
PORT C
UPPER
(4)
GROUP B
PORT C
LOWER
(4)
GROUP B
PORT B
(8)
GROUP B
CONTROL
GROUP A
CONTROL
DATA
READ
WRITE
CONTROL
LOGIC
RD
WR
A1
A0
RESET
CS
D7-D0
POWER
SUPPLIES
+5V
GND
BIDIRECTIONAL
DATA BUS
I/O
PA7-
I/O
PC7-
I/O
PC3-
I/O
PB7-
BUFFER
BUS
PB0
PC0
PC4
PA0
8-BIT
INTERNAL
DATA BUS
MS82C55A, MQ82C55A, MP82C55A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC18LF2321-I/SP | IC PIC MCU FLASH 4KX16 28DIP |
| DSPIC33FJ12MC201-I/P | IC DSPIC MCU/DSP 12K 20DIP |
| MS27484T22B53P | CONN PLUG 53POS STRAIGHT W/PINS |
| VE-B0V-IX-F2 | CONVERTER MOD DC/DC 5.8V 75W |
| PIC24FJ64GA002-E/SP | IC PIC MCU FLASH 64K 28-SDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CMP93-0-A | 制造商:Thomas & Betts 功能描述:Heat Shrink |
| CMPA0060002F | 功能描述:TRANS RF GAN HEMT MMIC 780019PKG RoHS:是 類別:RF/IF 和 RFID >> RF 放大器 系列:GaN 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm（8.2mW） 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA，TDMA，PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測試頻率:2GHz 封裝/外殼:0505（1412 公制） 包裝:帶卷 (TR) |
| CMPA0060002F-TB | 功能描述:BOARD DEMO AMP CIRC CMPA0060002 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:GaN 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| CMPA0060025F | 制造商:Cree 功能描述:IC AMP MMIC HEMT 25W 780019PKG |
| CMPA0060025F-TB | 制造商:Cree 功能描述:BOARD DEMO AMP CKT CMPA0060025F |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。