參數(shù)資料
型號(hào): CM3702-50DE
廠商: California Micro Devices Corporation
英文描述: Micropower Low-Noise Charge-Pump and Linear Regulator
中文描述: 微功耗低噪聲電荷泵和線性穩(wěn)壓器
文件頁(yè)數(shù): 2/11頁(yè)
文件大?。?/td> 445K
代理商: CM3702-50DE
CALIFORNIA MICRO DEVICES
PRELIMINARY
CM3702
2004 California Micro Devices Corp. All rights reserved
09/22/04
430 N. McCarthy Blvd, #100, Milpitas, California 95035 Tel: (408) 263-3214 Fax: (408) 263-7846 www.calmicro.com
2
Pin Descriptions
V
IN
(pin 2) is the input power source for the device. Since
the charge pump draws current in pulses at the 250kHz
internal clock frequency, a low-ESR input decoupling
capacitor is usually required close to this pin to ensure
low noise operation.
CP+
and
CP-
(pins 9, 10) are used to connect the
external “flying” capacitor C
P
to the charge pump. The
charge stored in C
P
is transferred to the reservoir
capacitor C
S
at the 250kHz internal clock rate.
CS
(pin 3) is the output of the charge pump and is
connected to the external reservoir capacitor Cs. This
should be a low-ESR capacitor.
When the voltage on this pin reaches about 5.8V then
the charge pump pauses until the voltage on this pin
drops to about 5.7V. This gives rise to at least 100mV of
‘ripple’ (the frequency and amplitude of this ripple
depends upon values of Cp and Cs and also the ESR of
Cs).
Note that current may be drawn from this pin for other
applications (for example an additional, independent, 5V
LDO) as long as the total current is less than 100mA
(otherwise the part may overheat).
DGND
(pin 1)
is the ground for the charge pump circuit.
This should be connected to the system (noisy) ground.
GND
(pin 4) is the ground reference for all internal circuits
except the charge pump. This pin should be connected to
a “clean” low-noise analog ground.
EN_LDO, EN_Chip
(pins 6, 7) are active-high TTL-level
logic inputs to enable the linear regulator and charge
pump according to the following truth table:
EN_Chip
Pin 7
1
1
0
0
When the LDO Regulator is disabled, an internal pull-
down with a nominal resistance of 500
is activated to
discharge the 5V output rail to ground.
EN_LDO
Pin 6
1
0
1
0
CHARGE
PUMP
Enabled
Enabled
Disabled
Disabled
REGULATOR
Enabled
Disabled
Disabled
Disabled
When the charge pump is disabled or paused, the
internal 250kHz oscillator is disabled. The “flying
capacitor” C
P
will then stay connected between V_IN
and DGND, and C
S
will stay connected to the input of
the LDO regulator. In this mode, C
S
will discharge at a
rate determined by the input current of the LDO regulator.
BYP
(pin 5) is connected to the internal voltage reference
of the LDO regulator. An external bypass capacitor C
BYP
of 0.1uF is recommended to minimize internal voltage
reference noise and maximize power supply ripple
rejection.
V
OUT
(pin 8) is the regulated output. An output capacitor
may be added to improve noise and load-transient
response. When the LDO regulator is disabled, an internal
pull-down is activated to discharge the V
OUT
rail to GND.
Pinout Diagrams
Typical Application Circuit
相關(guān)PDF資料
PDF描述
CM3702-50DF Micropower Low-Noise Charge-Pump and Linear Regulator
CM3702-50MR Micropower Low-Noise Charge-Pump and Linear Regulator
CM3702-50MS Micropower Low-Noise Charge-Pump and Linear Regulator
CM370250DE Micropower Low-Noise Charge-Pump and Linear Regulator
CM370250DF Micropower Low-Noise Charge-Pump and Linear Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CM370250DF 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:Micropower Low-Noise Charge-Pump and Linear Regulator
CM3702-50DF 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:Micropower Low-Noise Charge-Pump and Linear Regulator
CM3702-50MR 功能描述:電荷泵 Charge Pump LDO RoHS:否 制造商:Maxim Integrated 功能:Inverting, Step Up 輸出電壓:- 1.5 V to - 5.5 V, 3 V to 11 V 輸出電流:100 mA 電源電流:1 mA 最大工作溫度:+ 70 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube
CM3702-50MS 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:Micropower Low-Noise Charge-Pump and Linear Regulator
CM3706 制造商:CHAMP 制造商全稱:CHAMP 功能描述:1.5MHz, 600mA Synchronous Step-Down Regulator