
5
http://www.national.com
Figure 2: Inverting Gain
The normalized gain plots in the
Typical Performance
Characteristics
section show different feedback resistors,
R
f
, for different gains.These values of R
f
are recommended
for obtaining the highest bandwidth with minimal peaking.
The resistor R
t
in Figure 2 provides DC bias for the non-
inverting input.
For |Av|
≤
4, calculate the recommended R
f
as follows:
Rf
295 - |A
v
|
R
i
, where R
i
= 45
. For |A
v
| > 4, the
minimum recommended feedback resistor is R
f
= 100
.
Select R
g
to set the DC gain:
At large gains, R
g
becomes sma|A |
previous stage.
This situation is resolved by driving
R
g
with a low impedance buffer like the CLC111,
or increasing R
f
and R
g
(see the
Bandwidth (Small
Signal)
sub-section for the tradeoffs).
Accurate DC gain is usually limited by the tolerance of
the external resistors R
f
and R
g
.
Bandwidth (Small Signal)
The CLC449 current-feedback amplifier bandwidth is a
function of the feedback resistor (R
f
), not of the DC volt-
age gain (A
v
).
The bandwidth is approximately
proportional to 1/R
f
. As a rule, if R
f
doubles, the band-
width is cut in half. Other AC specifications will also be
degraded.
Decreasing R
f
from the recommended
value increases peaking and for very small values of
R
f
oscillation will occur.
With an inverting amplifier design, peaking is sometimes
observed. This is often the result of layout parasitics
caused by inadequate ground planes or long traces. If
this is observed, placing a 50 to 200
resistor between
the non-inverting pin and ground will usually reduce the
peaking.
Bandwidth (Minimum Slew Rate)
Slew rate influences the bandwidth for large signal
sinusoids. To determine an approximate value of slew
rate, necessary to support large sinusoids use the
following equation:
SR
5
f
V
peak
V
peak
is the peak output sinusoidal voltage, f is the
frequency of the sinusoid.
The slew rate of the CLC449 in inverting gains is always
higher than in non-inverting gains.
DC Design (Level Shifting)
Figure 3 shows a DC level shifting circuit for inverting
gain configurations. V
ref
produces a DC output level shift
of
which is independent of the DC output produced by V
in
.
Figure 3: Level Shifting Circuit
DC Design (Single Supply)
Figure 4 is a typical single-supply circuit. Resistors R
1
and R
2
form a voltage divider that sets the non-inverting
input DC voltage. This circuit has a DC gain of 1. The
coupling capacitor C
1
isolates the DC bias point from the
previous stage.
Both capacitors make a high pass
response; the high frequency gain is determined by R
f
and R
g
.
V
cc
Figure 4: Single Supply Circuit
The complete gain equation for the circuit in Figure 4 is:
where s = j
ω
,
τ
1
= (R
1
|| R
2
)
C
1
, and
τ
2
= R
g
C
2
.
DC Design (DC Offsets)
The DC offset model shown in Figure 5 is used to
calculate the output offset voltage. The equation for out-
put offset voltage is:
The current offset terms, I
BN
and I
BI
,
do not track each
other
. The specifications are stated in terms of
magnitude only. Therefore, the terms V
os
, I
BN
, and I
BI
may have either positive or negative polarity. Matching
the equivalent resistance seen at both input pins does
not reduce the output offset voltage.
+
CLC449
-
R
f
0.1
μ
F
6.8
μ
F
+
V
o
V
in
V
cc
0.1
μ
F
6.8
μ
F
V
R
g
R
t
3
2
4
7
6
+
R
R
f
=
-V
R
R
ref
f
V
in
R
eq2
+
CLC449
-
R
f
V
o
V
ref
R
ref
R
eq1
+
CLC449
-
R
f
V
o
V
in
V
cc
R
g
C
2
R
2
R
1
C
1
V
V
I
R
1
R
R
I
R
o
os
BN
eq1
f
eq2
BI
f
=
+
(
)
+
+
(
)
V
V
s
1 s
1 s
1
R
R
1 s
o
in
1
τ
1
2
f
g
2
=
+
τ
τ
τ